Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis

J. Cong et al. , “High-level synthesis for fpgas: From prototyping to deployment,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol. 30, no. 4, pp. 473–491, 2011

2011

Earlier work this paper cites.

H. Pearce, B. Tan, and R. Karri, “Dave: Deriving automatically verilog from english,” in Proceedings of the 2020 ACM/IEEE Workshop on Machine Learning for CAD , ser. MLCAD ’20. New York, NY, USA: Association for Computing Machinery, 2020, p. 27–32. [Online]. Available: https://doi.org/10.1145/3380446.3430634

2020

Earlier work this paper cites.

F. Ferrandi et al. , “Invited: Bambu: an open-source research framework for the high-level synthesis of complex applications,” in 58th ACM/IEEE Design Automation Conference (DAC) . IEEE, Dec 2021, pp. 1327–1330

2021

Earlier work this paper cites.

M. Chen et al. , “Evaluating large language models trained on code,” 2021. [Online]. Available: https://arxiv.org/abs/2107.03374

Original

2021

Earlier work this paper cites.

J. Cong et al. , “Fpga hls today: Successes, challenges, and opportunities,” ACM Trans. Reconfigurable Technol. Syst. , vol. 15, no. 4, aug 2022. [Online]. Available: https://doi.org/10.1145/3530775

2022

Earlier work this paper cites.

M. Liu et al. , “VerilogEval: evaluating large language models for verilog code generation,” in 2023 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) , 2023

2023

Earlier work this paper cites.

K. Chang et al. , “Chipgpt: How far are we from natural language hardware design,” 2023. [Online]. Available: https://arxiv.org/abs/2305.14019

Original

2023

Earlier work this paper cites.

E. Dehaerne et al. , “A deep learning framework for verilog autocompletion towards design and verification automation,” 2023. [Online]. Available: https://arxiv.org/abs/2304.13840

Original

2023

Earlier work this paper cites.

E. Nijkamp et al. , “Codegen: An open large language model for code with multi-turn program synthesis,” ICLR , 2023

2023

Earlier work this paper cites.

H. Touvron et al. , “Llama 2: Open foundation and fine-tuned chat models,” 2023. [Online]. Available: https://arxiv.org/abs/2307.09288

Original

2023

Earlier work this paper cites.

J. Blocklove et al. , “Chip-chat: Challenges and opportunities in conversational hardware design,” in 2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD) . IEEE, Sep. 2023. [Online]. Available: http://dx.doi.org/10.1109/MLCAD58807.2023.10299874

2023

Earlier work this paper cites.

S. Paria, A. Dasgupta, and S. Bhunia, “Divas: An llm-based end-to-end framework for soc security analysis and policy-based protection,” 2023. [Online]. Available: https://arxiv.org/abs/2308.06932

Original

2023

Earlier work this paper cites.

X. Meng et al. , “Unlocking hardware security assurance: The potential of llms,” 2023. [Online]. Available: https://arxiv.org/abs/2308.11042

Original

2023

Earlier work this paper cites.

M. Orenes-Vera, M. Martonosi, and D. Wentzlaff, “Using llms to facilitate formal verification of rtl,” 2023. [Online]. Available: https://arxiv.org/abs/2309.09437

Original

2023

Cited alongside, same era.

Y. Fu et al. , “Gpt4aigchip: Towards next-generation ai accelerator design automation via large language models,” in IEEE/ACM International Conference on Computer Aided Design (ICCAD) , 2023, pp. 1–9

2023

Cited alongside, same era.

AMD, “Vitis HLS,” https://docs.amd.com/r/en-US/ug1399-vitis-hls

2024

Cited alongside, same era.

B. Rozière et al. , “Code llama: Open foundation models for code,” 2024. [Online]. Available: https://arxiv.org/abs/2308.12950

Original

2024

Cited alongside, same era.

M. Liu et al. , “VerilogEval,” https://github.com/NVlabs/verilog-eval

2024

Cited alongside, same era.

S. Thakur et al. , “Autochip: Automating hdl generation using llm feedback,” 2024. [Online]. Available: https://arxiv.org/abs/2311.04887

Original

2024

Closest in time.

K. Chang et al. , “Data is all you need: Finetuning llms for chip design via an automated design-data augmentation framework,” 2024. [Online]. Available: https://arxiv.org/abs/2403.11202

Original

2024

Closest in time.

M. DeLorenzo et al. , “Make every move count: Llm-based high-quality rtl code generation using mcts,” 2024. [Online]. Available: https://arxiv.org/abs/2402.03289

Original

2024

Closest in time.

M. DeLorenzo, V. Gohil, and J. Rajendran, “Creativeval: Evaluating creativity of llm-based hardware code generation,” 2024. [Online]. Available: https://arxiv.org/abs/2404.08806

Original

2024

Closest in time.