Fetching the paper…
Reading the bibliography…
In digital circuit design, testbenches constitute the cornerstone of simulation-based hardware verification.
Coverage Metrics for Formal Verification. In Correct Hardware Design and Verification Methods . Berlin, Heidelberg, 111–125
Hana Chockler, Orna Kupferman, and Moshe Y. Vardi. 2003 · 2003
Earlier work this paper cites.
Stimulus Generation for Constrained Random Simulation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
Nathan Kitchen and Andreas Kuehlmann. 2007 · 2007
Earlier work this paper cites.
Coverage-Directed Test Generation Automated by Machine Learning – A Review
Charalambos Ioannides and Kerstin I Eder. 2012 · 2012
Earlier work this paper cites.
IEEE Standard for SystemVerilog–Unified Hardware Design, Specification, and Verification Language
2013 · 2013
Earlier work this paper cites.
VerTGen: An automatic verilog testbench generator for generic circuits. In International Conference on Emerging Technologies (ICET)
Shahid Ali Murtza, Osman Hasan, and Kashif Saghar. 2016 · 2016
Earlier work this paper cites.
Problem sets - HDLBits
Henry Wong. 2019 · 2019
Earlier work this paper cites.
Evaluating Large Language Models Trained on Code
Mark Chen, Jerry Tworek, Heewoo Jun, Qiming Yuan, Henrique Ponde de Oliveira Pinto, Jared Kaplan, Harri Edwards, Yuri Burda, Nicholas Joseph, Greg Brockman, et al · 2021
Earlier work this paper cites.
The 2022 Wilson Research Group Functional Verification Study
Harry Foster. 2022 · 2022
Earlier work this paper cites.
AVERT: An Automatic Verilog Testbench Generation Tool for Grammatical Evolution. In 33rd Irish Signals and Systems Conference (ISSC)
Jack McEllin, Richard Conway, and Conor Ryan. 2022 · 2022
Cited alongside, same era.
Chain-of-thought prompting elicits reasoning in large language models
Jason Wei, Xuezhi Wang, Dale Schuurmans, Maarten Bosma, Fei Xia, Ed Chi, Quoc V Le, Denny Zhou, et al · 2022
Cited alongside, same era.
Chip-Chat: Challenges and Opportunities in Conversational Hardware Design. In ACM/IEEE Workshop on Machine Learning for CAD (MLCAD)
Jason Blocklove, Siddharth Garg, Ramesh Karri, and Hammond Pearce. 2023 · 2023
Cited alongside, same era.
ChipGPT: How Far Are We From Natural Language Hardware Design
Kaiyan Chang, Ying Wang, Haimeng Ren, Mengdi Wang, Shengwen Liang, Yinhe Han, Huawei Li, and Xiaowei Li. 2023 · 2023
Cited alongside, same era.
Machine Learning in Advanced IC Design: A Methodological Survey
Tinghuan Chen, Grace Li Zhang, Bei Yu, Bing Li, and Ulf Schlichtmann. 2023 · 2023
Cited alongside, same era.
Large Language Models Can be Lazy Learners: Analyze Shortcuts in In-Context Learning. In Findings of the Association for Computational Linguistics: ACL 2023
Ruixiang Tang, Dehan Kong, Longtao Huang, and Hui Xue. [n. d.] · 2023
Later among the works it cites.
AutoChip: Automating HDL Generation Using LLM Feedback
Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri. 2023 · 2023
Later among the works it cites.
LLM4DV: Using Large Language Models For Hardware Test Stimuli Generation
Zixi Zhang, Greg Chadwick, Hugo McNally, Yiren Zhao, and Robert Mullins. 2023 · 2023
Later among the works it cites.
OpenAI models API
OpenAI. 2024 · 2024
Closest in time.
LLM-assisted Automated Incremental Proof Generation for Hardware Verification. In Design Automation Conference (DAC)
Khushboo Qayyum, Muhammad Hassan, Sallar Ahmadi-Pour, Chandan Kumar Jha, and Rolf Drechsler. 2024 · 2024
Closest in time.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
A Survey on Hallucination in Large Language Models: Principles, Taxonomy, Challenges, and Open Questions
Lei Huang, Weijiang Yu, Weitao Ma, Weihong Zhong, Zhangyin Feng, Haotian Wang, Qianglong Chen, Weihua Peng, Xiaocheng Feng, Bing Qin, and Ting Liu. 2023 · 2023
Cited alongside, same era.
VerilogEval: Evaluating large language models for verilog code generation. In International Conference on Computer Aided Design (ICCAD)
Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, and Haoxing Ren. 2023 · 2023
Cited alongside, same era.
Using LLMs to Facilitate Formal Verification of RTL
Marcelo Orenes-Vera, Margaret Martonosi, and David Wentzlaff. 2023 · 2023
Cited alongside, same era.
Determining Cases of Scenarios to Improve Coverage in Simulation-Based Verification. In the 27th Symposium on Integrated Circuits and Systems Design
Shuo Yang, Robert Wille, and Rolf Drechsler. 2014a
Cited in the paper.
Improving Coverage of Simulation-Based Verification by Dedicated Stimuli Generation. In Euromicro Conference on Digital System Design
Shuo Yang, Robert Wille, and Rolf Drechsler. 2014b
Cited in the paper.
The ICARUS verilog compilation system
Stephen Williams. 2024 · 2024
Closest in time.
LLM-Based Processor Verification: A Case Study for Neuromorphic Processor. In Design, Automation and Test in Europe (DATE)
Chao Xiao, Yifei Deng, and Weixia Xu. 2024 · 2024
Closest in time.