Fetching the paper…
Reading the bibliography…
Traditionally, designs are written in Verilog hardware description language (HDL) and debugged by hardware engineers.
The ICARUS Verilog Compilation System
Stephen Williams. 2023 · 2008
Earlier work this paper cites.
Attention is All you Need. In Advances in Neural Information Processing Systems , Vol. 30. Curran Associates, Inc
Ashish Vaswani, Noam Shazeer, Niki Parmar, et al · 2017
Earlier work this paper cites.
Hardfails: Insights into Software-Exploitable Hardware Bugs. In Proceedings of the 28th USENIX Conference on Security Symposium (SEC’19) . USENIX Association, Santa Clara, CA, USA, 213–230
Ghada Dessouky, David Gens, Patrick Haney, et al · 2019
Earlier work this paper cites.
Language Models are Few-Shot Learners. In Advances in Neural Information Processing Systems , H. Larochelle, M. Ranzato, R. Hadsell, M. F. Balcan, and H. Lin (Eds.), Vol. 33. Curran Associates, Inc., 1877–1901
Tom Brown, Benjamin Mann, Nick Ryder, et al · 2020
Earlier work this paper cites.
DAVE: Deriving Automatically Verilog from English. In 2020 ACM/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD) . 27–32
Hammond Pearce, Benjamin Tan, and Ramesh Karri. 2020 · 2020
Earlier work this paper cites.
Evaluating Large Language Models Trained on Code
Mark Chen, Jerry Tworek, Heewoo Jun, et al · 2021
Earlier work this paper cites.
GitHub Copilot · Your AI pair programmer
GitHub. 2021 · 2021
Cited alongside, same era.
Introducing ChatGPT
OpenAI. 2022 · 2022
Cited alongside, same era.
Training language models to follow instructions with human feedback. In Advances in Neural Information Processing Systems , S. Koyejo, S. Mohamed, A. Agarwal, D. Belgrave, K. Cho, et al
Long Ouyang, Jeffrey Wu, Xu Jiang, et al · 2022
Cited alongside, same era.
Problem sets - HDLBits
2023 · 2023
Cited alongside, same era.
Chip-Chat: Challenges and Opportunities in Conversational Hardware Design. In 2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD) . 1–6
Jason Blocklove, Siddharth Garg, Ramesh Karri, et al · 2023
Cited alongside, same era.
Cadence JedAI Generative AI Solution for Chip, System, and Product Design
2023a
ChatEDA: A Large Language Model Powered Autonomous Agent for EDA. In 2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD) . 1–6
Zhuolun He, Haoyuan Wu, Xinyun Zhang, et al · 2023
Closest in time.
Introducing Code Llama, an AI Tool for Coding
Meta. 2023 · 2023
Closest in time.
An important next step on our AI journey
Sundar Pichai. 2023 · 2023
Closest in time.
RapidGPT
RapidSilicon. 2023 · 2023
Closest in time.
Benchmarking Large Language Models for Automated Verilog RTL Code Generation. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE) . 1–6
Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, et al · 2023
Closest in time.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Cited in the paper.
Claude 2
2023b
Cited in the paper.
Introducing PaLM 2
2023c
Cited in the paper.
Redefining Chip Design with AI-Powered EDA Tools | Synopsys.ai | Synopsys Blog
2023d
Cited in the paper.
ChipNeMo: Domain-Adapted LLMs for Chip Design
Mingjie Liu, Teodor-Dumitru Ene, Robert Kirby, et al
Cited in the paper.
VerilogEval: Evaluating Large Language Models for Verilog Code Generation
Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, et al
Cited in the paper.