Fetching the paper…
Reading the bibliography…
System-on-Chips (SoCs) form the crux of modern computing systems.
G. A. Miller, “Wordnet: a lexical database for english,” Communications of the ACM , vol. 38, no. 11, pp. 39–41, 1995
1995
Earlier work this paper cites.
B. Bentley, “Validating the intel pentium 4 microprocessor,” in Proceedings of the 38th annual Design Automation Conference , 2001, pp. 244–248
2001
Earlier work this paper cites.
G. E. Suh, J. W. Lee, D. Zhang, and S. Devadas, “Secure program execution via dynamic information flow tracking,” ACM Sigplan Notices , vol. 39, no. 11, pp. 85–96, 2004
2004
Earlier work this paper cites.
A. Maña and G. Pujol, “Towards formal specification of abstract security properties,” in 2008 Third International Conference on Availability, Reliability and Security . IEEE, 2008, pp. 80–87
2008
Earlier work this paper cites.
M. Tiwari, H. M. Wassel, B. Mazloom, S. Mysore, F. T. Chong, and T. Sherwood, “Complete information flow tracking from the gates up,” in Proceedings of the 14th international conference on Architectural support for programming languages and operating systems , 2009, pp. 109–120
2009
Earlier work this paper cites.
R. C. Moore and W. Lewis, “Intelligent selection of language model training data,” in Proceedings of the ACL 2010 conference short papers , 2010, pp. 220–224
2010
Earlier work this paper cites.
J. Oberg, W. Hu, A. Irturk, M. Tiwari, T. Sherwood, and R. Kastner, “Theoretical analysis of gate level information flow tracking,” in Proceedings of the 47th Design Automation Conference , 2010, pp. 244–247
2010
Earlier work this paper cites.
E. Love, Y. Jin, and Y. Makris, “Proof-carrying hardware intellectual property: A pathway to trusted module acquisition,” IEEE Transactions on Information Forensics and Security , vol. 7, no. 1, pp. 25–40, 2011
2011
Earlier work this paper cites.
M. Bilzor, T. Huffmire, C. Irvine, and T. Levin, “Evaluating security requirements in a general-purpose processor by combining assertion checkers with code coverage,” in 2012 IEEE International Symposium on Hardware-Oriented Security and Trust . IEEE, 2012, pp. 49–54
2012
Earlier work this paper cites.
B. Krawczyk, M. Woźniak, and G. Schaefer, “Cost-sensitive decision tree ensembles for effective imbalanced classification,” Applied Soft Computing , vol. 14, pp. 554–562, 2014
2014
Earlier work this paper cites.
M.-M. Bidmeshki and Y. Makris, “Vericoq: A verilog-to-coq converter for proof-carrying hardware automation,” in ISCAS . IEEE, 2015, pp. 29–32
2015
Earlier work this paper cites.
C. B. Harris and I. G. Harris, “Generating formal hardware verification properties from natural language documentation,” in Proceedings of the 2015 IEEE 9th International Conference on Semantic Computing (IEEE ICSC 2015) . IEEE, 2015, pp. 49–56
2015
Earlier work this paper cites.
M. Hicks, C. Sturton, S. T. King, and J. M. Smith, “Specs: A lightweight runtime mechanism for protecting software from security-critical processor bugs,” in Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems , 2015, pp. 517–529
2015
Earlier work this paper cites.
T. Iliou, C.-N. Anagnostopoulos, M. Nerantzaki, and G. Anastassopoulos, “A novel machine learning data preprocessing method for enhancing classification algorithms performance,” in Proceedings of the 16th International Conference on Engineering Applications of Neural Networks (INNS) , 2015, pp. 1–5
2015
Earlier work this paper cites.
R. Sennrich, B. Haddow, and A. Birch, “Neural machine translation of rare words with subword units,” in Proceedings of the 54th Annual Meeting of the Association for Computational Linguistics (Volume 1: Long Papers) . Berlin, Germany: Association for Computational Linguistics, Aug. 2016, pp. 1715–1725. [Online]. Available: https://aclanthology.org/P16-1162
2016
Earlier work this paper cites.
J. Stefanowski, “Dealing with data difficulty factors while learning from imbalanced data,” in Challenges in computational statistics and data mining . Springer, 2016, pp. 333–363
2016
Earlier work this paper cites.
2016
Earlier work this paper cites.
A. Ardeshiricham, W. Hu, J. Marxen, and R. Kastner, “Register transfer level information flow tracking for provably secure hardware design,” in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017 . IEEE, 2017, pp. 1691–1696
2017
Cited alongside, same era.
M.-M. Bidmeshki, X. Guo, R. G. Dutta, Y. Jin, and Y. Makris, “Data secrecy protection through information flow tracking in proof-carrying hardware ip—part ii: Framework automation,” IEEE Transactions on Information Forensics and Security , vol. 12, no. 10, pp. 2430–2443, 2017
2017
Cited alongside, same era.
S. Gupta and A. Gupta, “A set of measures designed to identify overlapped instances in software defect prediction,” Computing , vol. 99, no. 9, pp. 889–914, 2017
2017
Cited alongside, same era.
Y. Jin, X. Guo, R. G. Dutta, M.-M. Bidmeshki, and Y. Makris, “Data secrecy protection through information flow tracking in proof-carrying hardware ip—part i: Framework fundamentals,” IEEE Transactions on Information Forensics and Security , vol. 12, no. 10, pp. 2416–2429, 2017
A. Gillioz, J. Casas, E. Mugellini, and O. Abou Khaled, “Overview of the transformer-based models for nlp tasks,” in 2020 15th Conference on Computer Science and Information Systems (FedCSIS) . IEEE, 2020, pp. 179–183
2020
Later among the works it cites.
J. Lee, W. Yoon, S. Kim, D. Kim, S. Kim, C. H. So, and J. Kang, “Biobert: a pre-trained biomedical language representation model for biomedical text mining,” Bioinformatics , vol. 36, no. 4, pp. 1234–1240, 2020
2020
Later among the works it cites.
Y. Lyu and P. Mishra, “Automated test generation for activation of assertions in rtl models,” in ASP-DAC , 2020
2020
Later among the works it cites.
M. Qin, X. Wang, B. Mao, D. Mu, and W. Hu, “A formal model for proving hardware timing properties and identifying timing channels,” Integration , vol. 72, pp. 123–133, 2020
2020
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
2017
Cited alongside, same era.
R. Zhang, N. Stanley, C. Griggs, A. Chi, and C. Sturton, “Identifying security critical properties for the dynamic verification of a processor,” ACM SIGARCH Computer Architecture News , vol. 45, no. 1, pp. 541–554, 2017
2017
Cited alongside, same era.
A. Ahmed, F. Farahmandi, and P. Mishra, “Directed test generation using concolic testing on rtl models,” in 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) . IEEE, 2018, pp. 1538–1543
2018
Cited alongside, same era.
2018
Cited alongside, same era.
2018
Cited alongside, same era.
W. Hu, A. Ardeshiricham, M. S. Gobulukoglu, X. Wang, and R. Kastner, “Property specific information flow analysis for hardware security verification,” in 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) . IEEE, 2018, pp. 1–8
2018
Cited alongside, same era.
R. Zhang, C. Deutschbein, P. Huang, and C. Sturton, “End-to-end automated exploit generation for validating the security of processor designs,” in 2018 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) . IEEE, 2018, pp. 815–827
2018
Cited alongside, same era.
A. Ardeshiricham, Y. Takashima, S. Gao, and R. Kastner, “Verisketch: Synthesizing secure hardware designs with timing-sensitive information flow properties,” in Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security , 2019, pp. 1623–1638
2019
Cited alongside, same era.
2019
Cited alongside, same era.
C. Deutschbein, A. Meza, F. Restuccia, R. Kastner, and C. Sturton, “Isadora: Automated information flow property generation for hardware designs,” in Proceedings of the 5th Workshop on Attacks and Solutions in Hardware Security , 2021, pp. 5–15
2021
Later among the works it cites.
2021
Later among the works it cites.
X. Meng, S. Kundu, A. K. Kanuparthi, and K. Basu, “Rtl-contest: Concolic testing on rtl for detecting security vulnerabilities,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol. 41, no. 3, pp. 466–477, 2021
2021
Later among the works it cites.
J. Schulman, B. Zoph, C. Kim, J. Hilton, J. Menick, J. Weng, J. F. C. Uribe, L. Fedus, L. Metz, M. Pokorny et al. , “Chatgpt: Optimizing language models for dialogue,” OpenAI blog , 2022
2022
Later among the works it cites.
“Github - shal/cppdoc: Powerful documentation generation tool for c++,” https://github.com/shal/cppdoc , (Accessed on 01/12/2023)
2023
Closest in time.
“Hack@dac22 – hack@event hw ctf,” https://hackatevent.org/hackdac22/ , (Accessed on 01/26/2023)
2023
Closest in time.
“Introducing chatgpt,” https://openai.com/blog/chatgpt , (Accessed on 04/12/2023)
2023
Closest in time.
“Javadoc tool home page,” https://www.oracle.com/java/technologies/javase/javadoc-tool.html , (Accessed on 01/12/2023)
2023
Closest in time.
“NVD - CVSS v3 calculator,” https://nvd.nist.gov/vuln-metrics/cvss/v3-calculator , (Accessed on 02/05/2023)
2023
Closest in time.
“Opentitan — opentitan documentation,” https://docs.opentitan.org/ , (Accessed on 01/26/2023)
2023
Closest in time.
“Questa Secure Check - Exhaustive Verification of Secure Paths — Siemens Software,” https://eda.sw.siemens.com/en-US/ic/questa/formal-verification/secure-check/ , (Accessed on 02/05/2023)
2023
Closest in time.
“Risc-v instruction set specifications — riscv-isa-pages documentation,” https://msyksphinz-self.github.io/riscv-isadoc/html/index.html , (Accessed on 01/27/2023)
2023
Closest in time.
“Tortuga Logic — Synopsys,” https://www.synopsys.com/dw/ipdir.php?ds=arc-access-member-tortuga-logic , (Accessed on 02/05/2023)
2023
Closest in time.