Fetching the paper…
Reading the bibliography…
Recent studies have demonstrated the significant potential of Large Language Models (LLMs) in generating Register Transfer Level (RTL) code, with notable advancements showcased by commercial models such as GPT-4 and Claude3-Opus.
Icarus verilog: open-source verilog more than a year later
Stephen Williams and Michael Baxter. 2002 · 2002
Earlier work this paper cites.
An introduction to high-level synthesis
Philippe Coussy, Daniel D Gajski, Michael Meredith, and Andres Takach. 2009 · 2009
Earlier work this paper cites.
LegUp: high-level synthesis for FPGA-based processor/accelerator systems. In Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays . 33–36
Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoona, Jason H Anderson, Stephen Brown, and Tomasz Czajkowski. 2011 · 2011
Earlier work this paper cites.
Dynamically scheduled high-level synthesis. In Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays . 127–136
Lana Josipović, Radhika Ghosal, and Paolo Ienne. 2018 · 2018
Earlier work this paper cites.
Improving scalability of exact modulo scheduling with specialized conflict-driven learning. In Proceedings of the 56th Annual Design Automation Conference 2019 . 1–6
Steve Dai and Zhiru Zhang. 2019 · 2019
Earlier work this paper cites.
Thread weaving: Static resource scheduling for multithreaded high-level synthesis. In Proceedings of the 56th Annual Design Automation Conference 2019 . 1–6
Hsuan Hsiao and Jason Anderson. 2019 · 2019
Earlier work this paper cites.
Dave: Deriving automatically verilog from english. In Proceedings of the 2020 ACM/IEEE Workshop on Machine Learning for CAD . 27–32
Hammond Pearce, Benjamin Tan, and Ramesh Karri. 2020 · 2020
Earlier work this paper cites.
Lora: Low-rank adaptation of large language models
Edward J Hu, Yelong Shen, Phillip Wallis, Zeyuan Allen-Zhu, Yuanzhi Li, Shean Wang, Lu Wang, and Weizhu Chen. 2021 · 2021
Earlier work this paper cites.
Tensorlib: A spatial accelerator generation framework for tensor algebra. In 2021 58th ACM/IEEE Design Automation Conference (DAC) . IEEE, 865–870
Liancheng Jia, Zizhang Luo, Liqiang Lu, and Yun Liang. 2021 · 2021
Earlier work this paper cites.
Ammus: A survey of transformer-based pretrained models in natural language processing
Katikapalli Subramanyam Kalyan, Ajit Rajasekharan, and Sivanesan Sangeetha. 2021 · 2021
Earlier work this paper cites.
EMS: efficient memory subsystem synthesis for spatial accelerators. In Proceedings of the 59th ACM/IEEE Design Automation Conference . 67–72
Liancheng Jia, Yuyue Wang, Jingwen Leng, and Yun Liang. 2022 · 2022
Earlier work this paper cites.
HECTOR: A multi-level intermediate representation for hardware synthesis methodologies. In Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design . 1–9
Ruifan Xu, Youwei Xiao, Jin Luo, and Yun Liang. 2022 · 2022
Earlier work this paper cites.
Josh Achiam, Steven Adler, Sandhini Agarwal, Lama Ahmad, Ilge Akkaya, Florencia Leoni Aleman, Diogo Almeida, Janko Altenschmidt, Sam Altman, Shyamal Anadkat, et al · 2023
Cited alongside, same era.
Jinze Bai, Shuai Bai, Yunfei Chu, Zeyu Cui, Kai Dang, Xiaodong Deng, Yang Fan, Wenbin Ge, Yu Han, Fei Huang, Binyuan Hui, Luo Ji, Mei Li, Junyang Lin, Runji Lin, Dayiheng Liu, Gao Liu, Chengqiang Lu, Keming Lu, Jianxin Ma, Rui Men, Xingzhang Ren, Xuancheng Ren, Chuanqi Tan, Sinan Tan, Jianhong Tu, Peng Wang, Shijie Wang, Wei Wang, Shengguang Wu, Benfeng Xu, Jin Xu, An Yang, Hao Yang, Jian Yang, Shusheng Yang, Yang Yao, Bowen Yu, Hongyi Yuan, Zheng Yuan, Jianwei Zhang, Xingxuan Zhang, Yichang Zhang, Zhenru Zhang, Chang Zhou, Jingren Zhou, Xiaohuan Zhou, and Tianhang Zhu. 2023 · 2023
Cited alongside, same era.
Chip-chat: Challenges and opportunities in conversational hardware design. In 2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD) . IEEE, 1–6
Jason Blocklove, Siddharth Garg, Ramesh Karri, and Hammond Pearce. 2023 · 2023
Cited alongside, same era.
Chipgpt: How far are we from natural language hardware design
Autochip: Automating hdl generation using llm feedback
Shailja Thakur, Jason Blocklove, Hammond Pearce, Benjamin Tan, Siddharth Garg, and Ramesh Karri. 2023c · 2023
Later among the works it cites.
Rtlfixer: Automatically fixing rtl syntax errors with large language models
YunDa Tsai, Mingjie Liu, and Haoxing Ren. 2023 · 2023
Later among the works it cites.
Introducing the next generation of Claude
Anthropic. 2024 · 2024
Closest in time.
Kaiyan Chang, Kun Wang, Nan Yang, Ying Wang, Dantong Jin, Wenlong Zhu, Zhirong Chen, Cangyuan Li, Hao Yan, Yunhao Zhou, et al · 2024
Closest in time.
DeepSeek-Coder: When the Large Language Model Meets Programming–The Rise of Code Intelligence
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Kaiyan Chang, Ying Wang, Haimeng Ren, Mengdi Wang, Shengwen Liang, Yinhe Han, Huawei Li, and Xiaowei Li. 2023 · 2023
Cited alongside, same era.
A deep learning framework for verilog autocompletion towards design and verification automation
Enrique Dehaerne, Bappaditya Dey, Sandip Halder, and Stefan De Gendt. 2023 · 2023
Cited alongside, same era.
Gpt4aigchip: Towards next-generation ai accelerator design automation via large language models. In 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD) . IEEE, 1–9
Yonggan Fu, Yongan Zhang, Zhongzhi Yu, Sixu Li, Zhifan Ye, Chaojian Li, Cheng Wan, and Yingyan Celine Lin. 2023 · 2023
Cited alongside, same era.
Chipnemo: Domain-adapted llms for chip design
Mingjie Liu, Teodor-Dumitru Ene, Robert Kirby, Chris Cheng, Nathaniel Pinckney, Rongjian Liang, Jonah Alben, Himyanshu Anand, Sanmitra Banerjee, Ismet Bayraktaroglu, et al · 2023
Cited alongside, same era.
Verilogeval: Evaluating large language models for verilog code generation. In 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD) . IEEE, 1–8
Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, and Haoxing Ren. 2023c · 2023
Cited alongside, same era.
Shang Liu, Wenji Fang, Yao Lu, Qijun Zhang, Hongce Zhang, and Zhiyao Xie. 2023b · 2023
Cited alongside, same era.
Code llama: Open foundation models for code
Baptiste Roziere, Jonas Gehring, Fabian Gloeckle, Sten Sootla, Itai Gat, Xiaoqing Ellen Tan, Yossi Adi, Jingyu Liu, Tal Remez, Jérémy Rapin, et al · 2023
Cited alongside, same era.
Benchmarking large language models for automated verilog rtl code generation. In 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE) . IEEE, 1–6
Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. 2023a · 2023
Cited alongside, same era.
Verigen: A large language model for verilog code generation
Shailja Thakur, Baleegh Ahmad, Hammond Pearce, Benjamin Tan, Brendan Dolan-Gavitt, Ramesh Karri, and Siddharth Garg. 2023b · 2023
Cited alongside, same era.
Daya Guo, Qihao Zhu, Dejian Yang, Zhenda Xie, Kai Dong, Wentao Zhang, Guanting Chen, Xiao Bi, Y Wu, YK Li, et al · 2024
Closest in time.
StarCoder 2 and The Stack v2: The Next Generation
Anton Lozhkov, Raymond Li, Loubna Ben Allal, Federico Cassano, Joel Lamy-Poirier, Nouamane Tazi, Ao Tang, Dmytro Pykhtar, Jiawei Liu, Yuxiang Wei, et al · 2024
Closest in time.
RTLLM: An open-source benchmark for design rtl generation with large language model. In 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC) . IEEE, 722–727
Yao Lu, Shang Liu, Qijun Zhang, and Zhiyao Xie. 2024 · 2024
Closest in time.
A Multi-Expert Large Language Model Architecture for Verilog Code Generation
Bardia Nadimi and Hao Zheng. 2024 · 2024
Closest in time.
BetterV: Controlled Verilog Generation with Discriminative Guidance
Zehua Pei, Hui-Ling Zhen, Mingxuan Yuan, Yu Huang, and Bei Yu. 2024 · 2024
Closest in time.
A Survey of Neural Code Intelligence: Paradigms, Advances and Beyond
Qiushi Sun, Zhirui Chen, Fangzhi Xu, Kanzhi Cheng, Chang Ma, Zhangyue Yin, Jianing Wang, Chengcheng Han, Renyu Zhu, Shuai Yuan, Qipeng Guo, Xipeng Qiu, Pengcheng Yin, Xiaoli Li, Fei Yuan, Lingpeng Kong, Xiang Li, and Zhiyong Wu. 2024 · 2024
Closest in time.
Chateda: A large language model powered autonomous agent for eda
Haoyuan Wu, Zhuolun He, Xinyun Zhang, Xufeng Yao, Su Zheng, Haisheng Zheng, and Bei Yu. 2024 · 2024
Closest in time.
SWE-agent: Agent Computer Interfaces Enable Software Engineering Language Models
John Yang, Carlos E. Jimenez, Alexander Wettig, Kilian Lieret, Shunyu Yao, Karthik Narasimhan, and Ofir Press. 2024 · 2024
Closest in time.