Fetching the paper…
Reading the bibliography…
Analog circuit design requires substantial human expertise and involvement, which is a significant roadblock to design productivity.
Reinforcement learning: A survey
Leslie Pack Kaelbling, Michael L Littman, and Andrew W Moore. 1996 · 1996
Earlier work this paper cites.
Gaussian Processes in Machine Learning
Carl Edward Rasmussen. 2004 · 2003
Earlier work this paper cites.
Hierarchical Modeling, Optimization, and Synthesis for System-Level Analog and RF Designs
Rob A. Rutenbar, Georges G. E. Gielen, and Jaijeet Roychowdhury. 2007 · 2006
Earlier work this paper cites.
Eric Brochu, Vlad M Cora, and Nando De Freitas. 2010 · 2010
Earlier work this paper cites.
Fast Computation of the Multi-Points Expected Improvement with Applications in Batch Selection. In Learning and Intelligent Optimization , Giuseppe Nicosia and Panos Pardalos (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 59–69
Clément Chevalier and David Ginsbourger. 2013 · 2013
Earlier work this paper cites.
GP-DEMO: differential evolution for multiobjective optimization based on Gaussian process models
Miha Mlakar, Dejan Petelin, Tea Tušar, and Bogdan Filipič. 2015 · 2015
Earlier work this paper cites.
Taking the Human Out of the Loop: A Review of Bayesian Optimization
Bobak Shahriari, Kevin Swersky, Ziyu Wang, Ryan P. Adams, and Nando de Freitas. 2016 · 2015
Earlier work this paper cites.
Semi-supervised classification with graph convolutional networks
Thomas N Kipf and Max Welling. 2016 · 2016
Cited alongside, same era.
Parallelizable Bayesian optimization for analog and mixed-signal rare failure detection with high coverage. In 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) . IEEE, 1–8
Hanbin Hu, Peng Li, and Jianhua Z Huang. 2018 · 2018
Cited alongside, same era.
Batch Bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design. In International conference on machine learning . PMLR, 3306–3314
Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, and Xuan Zeng. 2018 · 2018
Cited alongside, same era.
GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning. In 2020 57th ACM/IEEE Design Automation Conference (DAC) . 1–6
Hanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen, Nan Sun, Hae-Seung Lee, and Song Han. 2020 · 2020
Cited alongside, same era.
Emergent abilities of large language models
Jason Wei, Yi Tay, Rishi Bommasani, Colin Raffel, Barret Zoph, Sebastian Borgeaud, Dani Yogatama, Maarten Bosma, Denny Zhou, Donald Metzler, et al · 2022
Later among the works it cites.
Chip-Chat: Challenges and Opportunities in Conversational Hardware Design. In 2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD) . IEEE
Jason Blocklove, Siddharth Garg, Ramesh Karri, and Hammond Pearce. 2023 · 2023
Later among the works it cites.
GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models
Yonggan Fu, Yongan Zhang, Zhongzhi Yu, Sixu Li, Zhifan Ye, Chaojian Li, Cheng Wan, and Yingyan Lin. 2023 · 2023
Later among the works it cites.
VerilogEval: Evaluating Large Language Models for Verilog Code Generation
Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, and Haoxing Ren. 2023 · 2023
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Prioritized Reinforcement Learning for Analog Circuit Optimization With Design Knowledge. In 2021 58th ACM/IEEE Design Automation Conference (DAC) . 1231–1236
N.S. Karthik Somayaji, Hanbin Hu, and Peng Li. 2021 · 2021
Cited alongside, same era.
A survey on in-context learning
Qingxiu Dong, Lei Li, Damai Dai, Ce Zheng, Zhiyong Wu, Baobao Chang, Xu Sun, Jingjing Xu, and Zhifang Sui. 2022 · 2022
Cited alongside, same era.
Benchmarking Large Language Models for Automated Verilog RTL Code Generation
Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, and Siddharth Garg. 2022 · 2022
Cited alongside, same era.
ChipNeMo: Domain-Adapted LLMs for Chip Design
Mingjie Liu, Teodor-Dumitru Ene, Robert Kirby, Chris Cheng, Nathaniel Pinckney, Rongjian Liang, Jonah Alben, Himyanshu Anand, Sanmitra Banerjee, Ismet Bayraktaroglu, Bonita Bhaskaran, Bryan Catanzaro, Arjun Chaudhuri, Sharon Clay, Bill Dally, Laura Dang, Parikshit Deshpande, Siddhanth Dhodhi, Sameer Halepete, Eric Hill, Jiashang Hu, Sumit Jain, Ankit Jindal, Brucek Khailany, George Kokai, Kishor Kunal, Xiaowei Li, Charley Lind, Hao Liu, Stuart Oberman, Sujeet Omar, Ghasem Pasandi, Sreedhar Pratty, Jonathan Raiman, Ambar Sarkar, Zhengjiang Shao, Hanfei Sun, Pratik P Suthar, Varun Tej, Walker Turner, Kaizhe Xu, and Haoxing Ren. 2024a
Cited in the paper.
Jason Wei, Xuezhi Wang, Dale Schuurmans, Maarten Bosma, Brian Ichter, Fei Xia, Ed Chi, Quoc Le, and Denny Zhou. 2023 · 2023
Later among the works it cites.
ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
Zhuolun He, Haoyuan Wu, Xinyun Zhang, Xufeng Yao, Su Zheng, Haisheng Zheng, and Bei Yu. 2024 · 2024
Closest in time.
LADAC: Large Language Model-driven Auto-Designer for Analog Circuits
Chengjie Liu, Yijiang Liu, Yuan Du, and Li Du. 2024b · 2024
Closest in time.