Fetching the paper…

VerilogEval: Evaluating Large Language Models for Verilog Code Generation · Around