Fetching the paper…
Reading the bibliography…
High-level synthesis (HLS) has freed the computer architects from developing their designs in a very low-level language and needing to exactly specify how the data should be transferred in register-level.
Design of ion-implanted MOSFET’s with very small physical dimensions
Robert H Dennard, Fritz H Gaensslen, Hwa-Nien Yu, V Leo Rideout, Ernest Bassous, and Andre R LeBlanc. 1974 · 1974
Earlier work this paper cites.
OpenMP: an industry standard API for shared-memory programming
Leonardo Dagum and Ramesh Menon. 1998 · 1998
Earlier work this paper cites.
LLVM: A compilation framework for lifelong program analysis & transformation. In International Symposium on Code Generation and Optimization, 2004. CGO 2004. IEEE, 75–86
Chris Lattner and Vikram Adve. 2004 · 2004
Earlier work this paper cites.
Visualizing data using t-SNE
Laurens van der Maaten and Geoffrey Hinton. 2008 · 2008
Earlier work this paper cites.
AutoPilot: A platform-based ESL synthesis system
Zhiru Zhang, Yiping Fan, Wei Jiang, Guoling Han, Changqi Yang, and Jason Cong. 2008 · 2008
Earlier work this paper cites.
Gephi: an open source software for exploring and manipulating networks. In Third international AAAI conference on weblogs and social media
Mathieu Bastian, Sebastien Heymann, and Mathieu Jacomy. 2009 · 2009
Earlier work this paper cites.
High-level synthesis for FPGAs: From prototyping to deployment
Jason Cong, Bin Liu, Stephen Neuendorffer, Juanjo Noguera, Kees Vissers, and Zhiru Zhang. 2011 · 2011
Earlier work this paper cites.
On learning-based methods for design-space exploration with high-level synthesis. In DAC . 1–7
Hung-Yi Liu and Luca P Carloni. 2013 · 2013
Earlier work this paper cites.
Machine-learning based simulated annealer method for high level synthesis design space exploration. In Proceedings of the 2014 Electronic System Level Synthesis Conference (ESLsyn) . IEEE, 1–6
Anushree Mahapatra and Benjamin Carrion Schafer. 2014 · 2014
Earlier work this paper cites.
A reconfigurable fabric for accelerating large-scale datacenter services. In 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA) . IEEE, 13–24
Andrew Putnam, Adrian M Caulfield, Eric S Chung, Derek Chiou, Kypros Constantinides, John Demme, Hadi Esmaeilzadeh, Jeremy Fowers, Gopi Prashanth Gopal, Jan Gray, et al · 2014
Earlier work this paper cites.
Machsuite: Benchmarks for accelerator design and customized architectures. In 2014 IEEE International Symposium on Workload Characterization (IISWC) . IEEE, 110–119
Brandon Reagen, Robert Adolf, Yakun Sophia Shao, Gu-Yeon Wei, and David Brooks. 2014 · 2014
Earlier work this paper cites.
Gated graph sequence neural networks
Yujia Li, Daniel Tarlow, Marc Brockschmidt, and Richard Zemel. 2016 · 2016
Earlier work this paper cites.
Adaptive threshold non-pareto elimination: Re-thinking machine learning for system level design space exploration on FPGAs. In 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) . IEEE, 918–923
Pingfan Meng, Alric Althoff, Quentin Gautier, and Ryan Kastner. 2016 · 2016
Earlier work this paper cites.
Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators. In DAC . 1–6
Guanwen Zhong, Alok Prakash, Yun Liang, Tulika Mitra, and Smail Niar. 2016 · 2016
Earlier work this paper cites.
Semi-supervised classification with graph convolutional networks
Thomas N Kipf and Max Welling. 2017 · 2017
Earlier work this paper cites.
Parallel high-level synthesis design space exploration for behavioral ips of exact latencies
Benjamin Carrion Schafer. 2017 · 2017
Cited alongside, same era.
Attention is all you need. In NeurIPS . 5998–6008
Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, Łukasz Kaiser, and Illia Polosukhin. 2017 · 2017
Cited alongside, same era.
COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications. In ICCAD . 430–437
Jieru Zhao, Liang Feng, Sharad Sinha, Wei Zhang, Yun Liang, and Bingsheng He. 2017 · 2017
Cited alongside, same era.
SODA: stencil with optimized dataflow architecture. In ICCAD . 1–8
Yuze Chi, Jason Cong, Peng Wei, and Peipei Zhou. 2018 · 2018
Cited alongside, same era.
Automated accelerator generation and optimization with composable, parallel and pipeline architecture. In DAC
Jason Cong, Peng Wei, Cody Hao Yu, and Peng Zhang. 2018 · 2018
Cited alongside, same era.
https://aws.amazon.com/ec2/instance-types/f1/
Amazon EC2 F1 Instance. 2020 · 2020
Later among the works it cites.
Transfer Learning for Design-Space Exploration with High-Level Synthesis. In 2020 ACM/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD) . IEEE, 163–168
Jihye Kwon and Luca P Carloni. 2020 · 2020
Later among the works it cites.
Predictable accelerator design with time-sensitive affine types. In Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation . 393–407
Rachit Nigam, Sachille Atapattu, Samuel Thomas, Zhijing Li, Theodore Bauer, Yuwei Ye, Apurva Koti, Adrian Sampson, and Zhiru Zhang. 2020 · 2020
Later among the works it cites.
AutoDSE: Enabling Software Programmers Design Efficient FPGA Accelerators
Atefeh Sohrabizadeh, Cody Hao Yu, Min Gao, and Jason Cong. 2020b · 2020
Later among the works it cites.
Accurate operation delay prediction for FPGA HLS using graph neural networks. In Proceedings of the 39th International Conference on Computer-Aided Design . 1–9
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. 2018 · 2018
Cited alongside, same era.
Fast inference of deep neural networks in FPGAs for particle physics
Javier Duarte, Song Han, Philip Harris, Sergo Jindariani, Edward Kreinar, Benjamin Kreis, Jennifer Ngadiuba, Maurizio Pierini, Ryan Rivera, Nhan Tran, et al · 2018
Cited alongside, same era.
Graph attention networks
Petar Veličković, Guillem Cucurull, Arantxa Casanova, Adriana Romero, Pietro Lio, and Yoshua Bengio. 2018 · 2018
Cited alongside, same era.
Representation learning on graphs with jumping knowledge networks. In International Conference on Machine Learning . PMLR, 5453–5462
Keyulu Xu, Chengtao Li, Yonglong Tian, Tomohiro Sonobe, Ken-ichi Kawarabayashi, and Stefanie Jegelka. 2018 · 2018
Cited alongside, same era.
S2FA: an accelerator automation framework for heterogeneous computing in datacenters. In DAC . 1–6
Cody Hao Yu, Peng Wei, Max Grossman, Peng Zhang, Vivek Sarker, and Jason Cong. 2018 · 2018
Cited alongside, same era.
HeteroCL: A multi-paradigm programming infrastructure for software-defined reconfigurable computing. In Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays . 242–251
Yi-Hsiang Lai, Yuze Chi, Yuwei Hu, Jie Wang, Cody Hao Yu, Yuan Zhou, Jason Cong, and Zhiru Zhang. 2019 · 2019
Cited alongside, same era.
PyTorch: An Imperative Style, High-Performance Deep Learning Library
Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, Alban Desmaison, Andreas Kopf, Edward Yang, Zachary DeVito, Martin Raison, Alykhan Tejani, Sasank Chilamkurthy, Benoit Steiner, Lu Fang, Junjie Bai, and Soumith Chintala. 2019 · 2019
Cited alongside, same era.
Ecenur Ustun, Chenhui Deng, Debjit Pal, Zhijing Li, and Zhiru Zhang. 2020 · 2020
Later among the works it cites.
A comprehensive survey on graph neural networks
Zonghan Wu, Shirui Pan, Fengwen Chen, Guodong Long, Chengqi Zhang, and S Yu Philip. 2020 · 2020
Later among the works it cites.
AutoDNNchip: An automated dnn chip predictor and builder for both FPGAs and ASICs. In FPGA . 40–50
Pengfei Xu, Xiaofan Zhang, Cong Hao, Yang Zhao, Yongan Zhang, Yue Wang, Chaojian Li, Zetong Guan, Deming Chen, and Yingyan Lin. 2020 · 2020
Later among the works it cites.
Graph embedding on biomedical networks: methods, applications and evaluations
Xiang Yue, Zhen Wang, Jingong Huang, Srinivasan Parthasarathy, Soheil Moosavinasab, Yungui Huang, Simon M Lin, Wen Zhang, Ping Zhang, and Huan Sun. 2020 · 2020
Later among the works it cites.
FlexTensor: An Automatic Schedule Exploration and Optimization Framework for Tensor Computation on Heterogeneous System. In ASPLOS . 859–873
Size Zheng, Yun Liang, Shuo Wang, Renze Chen, and Kaiwen Sheng. 2020 · 2020
Later among the works it cites.
ProGraML: A Graph-based Program Representation for Data Flow Analysis and Compiler Optimizations. In Proceedings of the 38th International Conference on Machine Learning (Proceedings of Machine Learning Research, Vol. 139) , Marina Meila and Tong Zhang (Eds.). PMLR, 2244–2253
Chris Cummins, Zacharias V. Fisches, Tal Ben-Nun, Torsten Hoefler, Michael F P O’Boyle, and Hugh Leather. 2021 · 2021
Closest in time.
Graph neural network for traffic forecasting: A survey
Weiwei Jiang and Jiayun Luo. 2021 · 2021
Closest in time.
Masked label prediction: Unified message passing model for semi-supervised classification
Yunsheng Shi, Zhengjie Huang, Wenjin Wang, Hui Zhong, Shikun Feng, and Yu Sun. 2021 · 2021
Closest in time.
AutoSA: A Polyhedral Compiler for High-Performance Systolic Arrays on FPGA. In Proceedings of the 2021 ACM/SIGDA international symposium on Field-programmable gate arrays
Jie Wang, Licheng Guo, and Jason Cong. 2021 · 2021
Closest in time.
IronMan: GNN-assisted Design Space Exploration in High-Level Synthesis via Reinforcement Learning
Nan Wu, Yuan Xie, and Cong Hao. 2021 · 2021
Closest in time.