Fetching the paper…
Reading the bibliography…
Adopting FPGA as an accelerator in datacenters is becoming mainstream for customized computing, but the fact that FPGAs are hard to program creates a steep learning curve for software programmers.
Design of ion-implanted MOSFET’s with very small physical dimensions
Robert H Dennard, Fritz H Gaensslen, Hwa-Nien Yu, V Leo Rideout, Ernest Bassous, and Andre R LeBlanc. 1974 · 1974
Earlier work this paper cites.
OpenMP: an industry standard API for shared-memory programming
Leonardo Dagum and Ramesh Menon. 1998 · 1998
Earlier work this paper cites.
The opencv library
Gary Bradski. 2000 · 2000
Earlier work this paper cites.
AutoPilot: A platform-based ESL synthesis system
Zhiru Zhang, Yiping Fan, Wei Jiang, Guoling Han, Changqi Yang, and Jason Cong. 2008 · 2008
Earlier work this paper cites.
Rodinia: A benchmark suite for heterogeneous computing. In IISWC . 44–54
Shuai Che, Michael Boyer, Jiayuan Meng, David Tarjan, Jeremy W Sheaffer, Sang-Ha Lee, and Kevin Skadron. 2009 · 2009
Earlier work this paper cites.
Analyzing bandit-based adaptive operator selection mechanisms
Álvaro Fialho, Luis Da Costa, Marc Schoenauer, and Michèle Sebag. 2010 · 2010
Earlier work this paper cites.
High-level synthesis for FPGAs: From prototyping to deployment. In TCAD , Vol. 30. 473–491
Jason Cong, Bin Liu, Stephen Neuendorffer, Juanjo Noguera, Kees Vissers, and Zhiru Zhang. 2011 · 2011
Earlier work this paper cites.
Imagenet classification with deep convolutional neural networks. In NIPS . 1097–1105
Alex Krizhevsky, Ilya Sutskever, and Geoffrey E Hinton. 2012 · 2012
Earlier work this paper cites.
On learning-based methods for design-space exploration with high-level synthesis. In DAC . 1–7
Hung-Yi Liu and Luca P Carloni. 2013 · 2013
Earlier work this paper cites.
Improving polyhedral code generation for high-level synthesis. In CODES+ ISSS . 1–10
Wei Zuo, Peng Li, Deming Chen, Louis-Noël Pouchet, Shunan Zhong, and Jason Cong. 2013 · 2013
Earlier work this paper cites.
Opentuner: An extensible framework for program autotuning. In PACT . 303–316
Jason Ansel, Shoaib Kamil, Kalyan Veeramachaneni, Jonathan Ragan-Kelley, Jeffrey Bosboom, Una-May O’Reilly, and Saman Amarasinghe. 2014 · 2014
Earlier work this paper cites.
Machine-learning based simulated annealer method for high level synthesis design space exploration. In ESLsyn . 1–6
Anushree Mahapatra and Benjamin Carrion Schafer. 2014 · 2014
Earlier work this paper cites.
A reconfigurable fabric for accelerating large-scale datacenter services. In ISCA . 13–24
Andrew Putnam, Adrian M Caulfield, Eric S Chung, Derek Chiou, Kypros Constantinides, John Demme, Hadi Esmaeilzadeh, Jeremy Fowers, Gopi Prashanth Gopal, Jan Gray, et al · 2014
Earlier work this paper cites.
Machsuite: Benchmarks for accelerator design and customized architectures. In IISWC . 110–119
Brandon Reagen, Robert Adolf, Yakun Sophia Shao, Gu-Yeon Wei, and David Brooks. 2014 · 2014
Earlier work this paper cites.
SPIRIT: Spectral-Aware pareto iterative refinement optimization for supervised high-level synthesis. In TCAD , Vol. 34. 155–159
Sotirios Xydis, Gianluca Palermo, Vittorio Zaccaria, and Cristina Silvano. 2014 · 2014
Earlier work this paper cites.
Design space exploration of multiple loops on FPGAs using high level synthesis. In ICCD . 456–463
Guanwen Zhong, Vanchinathan Venkataramani, Yun Liang, Tulika Mitra, and Smail Niar. 2014 · 2014
Cited alongside, same era.
Scalable bayesian optimization using deep neural networks. In International conference on machine learning . PMLR, 2171–2180
Jasper Snoek, Oren Rippel, Kevin Swersky, Ryan Kiros, Nadathur Satish, Narayanan Sundaram, Mostofa Patwary, Mr Prabhat, and Ryan Adams. 2015 · 2015
Cited alongside, same era.
Automatic generation of efficient accelerators for reconfigurable hardware. In ISCA . 115–127
David Koeplinger, Raghu Prabhakar, Yaqi Zhang, Christina Delimitrou, Christos Kozyrakis, and Kunle Olukotun. 2016 · 2016
Cited alongside, same era.
Generating configurable hardware from parallel patterns
Raghu Prabhakar, David Koeplinger, Kevin J Brown, HyoukJoong Lee, Christopher De Sa, Christos Kozyrakis, and Kunle Olukotun. 2016 · 2016
Cited alongside, same era.
Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators. In DAC . 1–6
Guanwen Zhong, Alok Prakash, Yun Liang, Tulika Mitra, and Smail Niar. 2016 · 2016
Fast and accurate estimation of quality of results in high-level synthesis with machine learning. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . IEEE, 129–132
Steve Dai, Yuan Zhou, Hang Zhang, Ecenur Ustun, Evangeline FY Young, and Zhiru Zhang. 2018 · 2018
Later among the works it cites.
Fast inference of deep neural networks in FPGAs for particle physics
Javier Duarte, Song Han, Philip Harris, Sergo Jindariani, Edward Kreinar, Benjamin Kreis, Jennifer Ngadiuba, Maurizio Pierini, Ryan Rivera, Nhan Tran, et al · 2018
Later among the works it cites.
S2FA: an accelerator automation framework for heterogeneous computing in datacenters. In DAC . 1–6
Cody Hao Yu, Peng Wei, Max Grossman, Peng Zhang, Vivek Sarker, and Jason Cong. 2018 · 2018
Later among the works it cites.
Combined spatial and temporal blocking for high-performance stencil computation on FPGAs using OpenCL. In Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays . 153–162
Hamid Reza Zohouri, Artur Podobas, and Satoshi Matsuoka. 2018 · 2018
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Cited alongside, same era.
Design space exploration of LDPC decoders using high-level synthesis
Joao Andrade, Nithin George, Kimon Karras, David Novo, Frederico Pratas, Leonel Sousa, Paolo Ienne, Gabriel Falcao, and Vitor Silva. 2017 · 2017
Cited alongside, same era.
Parallel high-level synthesis design space exploration for behavioral ips of exact latencies
Benjamin Carrion Schafer. 2017 · 2017
Cited alongside, same era.
Flexcl: An analytical performance model for opencl workloads on flexible fpgas. In DAC . 1–6
Shuo Wang, Yun Liang, and Wei Zhang. 2017 · 2017
Cited alongside, same era.
A parallel bandit-based approach for autotuning fpga compilation. In FPGA . 157–166
Chang Xu, Gai Liu, Ritchie Zhao, Stephen Yang, Guojie Luo, and Zhiru Zhang. 2017 · 2017
Cited alongside, same era.
COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications. In ICCAD . 430–437
Jieru Zhao, Liang Feng, Sharad Sinha, Wei Zhang, Yun Liang, and Bingsheng He. 2017 · 2017
Cited alongside, same era.
Design Space exploration of FPGA-based accelerators with multi-level parallelism. In DATE . 1141–1146
Guanwen Zhong, Alok Prakash, Siqi Wang, Yun Liang, Tulika Mitra, and Smail Niar. 2017 · 2017
Cited alongside, same era.
SODA: stencil with optimized dataflow architecture. In ICCAD . 1–8
Yuze Chi, Jason Cong, Peng Wei, and Peipei Zhou. 2018 · 2018
Cited alongside, same era.
HeteroCL: A multi-paradigm programming infrastructure for software-defined reconfigurable computing. In Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays . 242–251
Yi-Hsiang Lai, Yuze Chi, Yuwei Hu, Jie Wang, Cody Hao Yu, Yuan Zhou, Jason Cong, and Zhiru Zhang. 2019 · 2019
Later among the works it cites.
Accelerating fpga prototyping through predictive model-based hls design space exploration. In DAC . 1–6
Shuangnan Liu, Francis CM Lau, and Benjamin Carrion Schafer. 2019 · 2019
Later among the works it cites.
Pareto optimal design space exploration for accelerated CNN on FPGA. In IPDPSW . 107–114
Enrico Reggiani, Marco Rabozzi, Anna Maria Nestorov, Alberto Scolari, Luca Stornaiuolo, and Marco Santambrogio. 2019 · 2019
Later among the works it cites.
Compiler-assisted selection of hardware acceleration candidates from application source code. In ICCD . 129–137
Georgios Zacharopoulos, Lorenzo Ferretti, Giovanni Ansaloni, Giuseppe Di Guglielmo, Luca Carloni, and Laura Pozzi. 2019 · 2019
Later among the works it cites.
Predictable accelerator design with time-sensitive affine types
Rachit Nigam, Sachille Atapattu, Samuel Thomas, Zhijing Li, Theodore Bauer, Yuwei Ye, Apurva Koti, Adrian Sampson, and Zhiru Zhang. 2020 · 2020
Closest in time.
End-to-End Optimization of Deep Learning Applications. In FPGA . 133–139
Atefeh Sohrabizadeh, Jie Wang, and Jason Cong. 2020 · 2020
Closest in time.
Artisan: a Meta-Programming Approach For Codifying Optimisation Strategies. In FCCM . 177–185
Jessica Vandebon, Jose GF Coutinho, Wayne Luk, Eriko Nurvitadhi, and Tim Todman. 2020 · 2020
Closest in time.
AutoDNNchip: An automated dnn chip predictor and builder for both FPGAs and ASICs. In FPGA . 40–50
Pengfei Xu, Xiaofan Zhang, Cong Hao, Yang Zhao, Yongan Zhang, Yue Wang, Chaojian Li, Zetong Guan, Deming Chen, and Yingyan Lin. 2020 · 2020
Closest in time.
FlexTensor: An Automatic Schedule Exploration and Optimization Framework for Tensor Computation on Heterogeneous System. In ASPLOS . 859–873
Size Zheng, Yun Liang, Shuo Wang, Renze Chen, and Kaiwen Sheng. 2020 · 2020
Closest in time.
Correlated Multi-objective Multi-fidelity Optimization for HLS Directives Design. In IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE) . 01–05
Qi Sun, Tinghuan Chen, Siting Liu, Jin Miao, Jianli Chen, Hao Yu, and Bei Yu. 2021 · 2021
Closest in time.
AutoSA: A Polyhedral Compiler for High-Performance Systolic Arrays on FPGA. In Proceedings of the 2021 ACM/SIGDA international symposium on Field-programmable gate arrays
Jie Wang, Licheng Guo, and Jason Cong. 2021 · 2021
Closest in time.