12-spin-qubit arrays fabricated on a 300 mm semiconductor manufacturing line

Quantum computation with quantum dots

Loss, D. & DiVincenzo, D. P · 1998

Earlier work this paper cites.

Advance process control solutions for semiconductor manufacturing

Sarfaty, M. et al · 2002

Earlier work this paper cites.

Gate-defined quantum dots in intrinsic silicon

Angus, S. J., Ferguson, A. J., Dzurak, A. S. & Clark, R. G · 2007

Earlier work this paper cites.

A 45nm logic technology with high-k+ metal gate transistors, strained silicon, 9 cu interconnect layers, 193nm dry patterning, and 100% pb-free packaging

Mistry, K. et al · 2007

Earlier work this paper cites.

Coherent control of a single electron spin with electric fields

Nowack, K. C., Koppens, F., Nazarov, Y. V. & Vandersypen, L · 2007

Earlier work this paper cites.

A 32nm logic technology featuring 2 nd-generation high-k+ metal-gate transistors, enhanced channel strain and 0.171 μ \mu m 2 sram cell size in a 291mb array

Natarajan, S. et al · 2008

Earlier work this paper cites.

45nm high-k + metal gate strain-enhanced transistors

Auth, C. et al · 2008

Earlier work this paper cites.

An overview of six sigma

Montgomery, D. C. & Woodall, W. H · 2008

Earlier work this paper cites.

Electrically driven single-electron spin resonance in a slanting zeeman field

Pioro-Ladriere, M. et al · 2008

Earlier work this paper cites.

Pauli spin blockade in undoped si/sige two-electron double quantum dots

Borselli, M. G. et al · 2011

Earlier work this paper cites.

An addressable quantum dot qubit with fault-tolerant control-fidelity

Veldhorst, M. et al · 2014

Earlier work this paper cites.

A reconfigurable gate architecture for si/sige quantum dots

Zajac, D., Hazard, T., Mi, X., Wang, K. & Petta, J. R · 2015

Earlier work this paper cites.

Robust micromagnet design for fast electrical manipulations of single spins in quantum dots

Yoneda, J. et al · 2015

Earlier work this paper cites.

Scalable gate architecture for a one-dimensional array of semiconductor spin qubits

Zajac, D., Hazard, T., Mi, X., Nielsen, E. & Petta, J. R · 2016

Cited alongside, same era.

A 10nm high performance and low-power cmos technology featuring 3 rd generation finfet transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects

Auth, C. et al · 2017

Cited alongside, same era.

A quantum-dot spin qubit with coherence limited by charge noise and fidelity higher than 99.9%

Yoneda, J. et al · 2018

Cited alongside, same era.

Towards scalable silicon quantum computing

Vinet, M. et al · 2018

Cited alongside, same era.

Qubit device integration using advanced semiconductor manufacturing process technology

Pillarisetty, R. et al · 2018

Cited alongside, same era.

Pauli blockade in silicon quantum dots with spin-orbit control

Seedhouse, A. E. et al · 2021

Later among the works it cites.

Two-qubit silicon quantum processor with operation fidelity exceeding 99%

Mills, A. R. et al · 2022

Later among the works it cites.

Quantum logic with spin qubits crossing the surface code threshold

Xue, X. et al · 2022

Later among the works it cites.

Qubits made by advanced semiconductor manufacturing

Zwerver, A. et al · 2022

Later among the works it cites.

Universal control of a six-qubit quantum processor in silicon

Philips, S. G. et al · 2022

Later among the works it cites.

Universal logic with encoded spin qubits in silicon

Weinstein, A. J. et al · 2023

Later among the works it cites.