Fetching the paper…
Reading the bibliography…
Deep neural networks (DNNs) have become an enabling component for a myriad of artificial intelligence applications.
J. N. Mitchell, “Computer multiplication and division using binary logarithms,” IRE Transactions on Electronic Computers , no. 4, pp. 512–517, 1962
1962
Earlier work this paper cites.
N. S. Szabó and R. I. Tanaka, Residue arithmetic and its applications to computer technology , 1967
1967
Earlier work this paper cites.
M. A. Soderstrand, W. K. Jenkins, G. A. Jullien, and F. J. Taylor, Eds., Residue Number System Arithmetic: Modern Applications in Digital Signal Processing . IEEE Press, 1986
1986
Earlier work this paper cites.
M. G. Arnold, T. A. Bailey, J. J. Cupal, and M. D. Winkel, “On the cost effectiveness of logarithmic arithmetic for backpropagation training on simd processors,” in Proceedings of International Conference on Neural Networks (ICNN’97) , vol. 2. IEEE, 1997, pp. 933–936
1997
Earlier work this paper cites.
V. Paliouras, K. Karagianni, and T. Stouraitis, “A low-complexity combinatorial RNS multiplier,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing , vol. 48, pp. 675 – 683, 08 2001
2001
Earlier work this paper cites.
H. Vergos, C. Efstathiou, and D. Nikolos, “Diminished-one modulo 2 n + 1 2^{n}+1 adder design,” IEEE Transactions on Computers - TC , vol. 51, pp. 1389–1399, 01 2002
2002
Earlier work this paper cites.
A. Meyer-Base and T. Stouraitis, “New power-of-2 RNS scaling scheme for cell-based IC design,” IEEE Trans. VLSI Syst. , vol. 11, pp. 280–283, 04 2003
2003
Earlier work this paper cites.
C. Efstathiou, H. Vergos, G. Dimitrakopoulos, and D. Nikolos, “Efficient diminished-1 modulo 2 n + 1 2^{n}+1 multipliers,” IEEE Transactions on Computers - TC , vol. 54, pp. 491–496, 04 2005
2005
Earlier work this paper cites.
A. Nannarelli and M. Re, Residue Number Systems: a Survey , ser. D T U Compute. Technical Report. Technical University of Denmark, DTU Informatics, Building 321, 2008, no. 2008-04
2008
Earlier work this paper cites.
K. Gbolagade and S. Cotofana, “An O(n) residue number system to mixed radix conversion technique,” 05 2009, pp. 521–524
2009
Earlier work this paper cites.
Y. Kong and B. Phillips, “Fast scaling in the residue number system,” IEEE Transactions on VLSI Systems , vol. 17, pp. 443–447, 03 2009
2009
Earlier work this paper cites.
Z. Babić, A. Avramović, and P. Bulić, “An iterative logarithmic multiplier,” Microprocessors and Microsystems , vol. 35, no. 1, pp. 23–33, 2011
2011
Earlier work this paper cites.
U. Lotrič and P. Bulić, “Logarithmic multiplier in hardware implementation of neural networks,” in International Conference on Adaptive and Natural Computing Algorithms . Springer, 2011, pp. 158–168
2011
Earlier work this paper cites.
T.-B. Juang, P. K. Meher, and K.-S. Jan, “High-performance logarithmic converters using novel two-region bit-level manipulation schemes,” in Proceedings of 2011 International Symposium on VLSI Design, Automation and Test . IEEE, 2011, pp. 1–4
2011
Earlier work this paper cites.
L. Deng, J. Li, J.-T. Huang, K. Yao, D. Yu, F. Seide, M. Seltzer, G. Zweig, X. He, J. Williams et al. , “Recent advances in deep learning for speech research at microsoft,” in IEEE international conference on acoustics, speech and signal processing . IEEE, 2013, pp. 8604–8608
2013
Earlier work this paper cites.
2014
Earlier work this paper cites.
K. Hwang and W. Sung, “Fixed-point feedforward deep neural network design using weights +1, 0, and -1,” in 2014 IEEE Workshop on Signal Processing Systems (SiPS) . IEEE, 2014, pp. 1–6
2014
Earlier work this paper cites.
S. Gupta, A. Agrawal, K. Gopalakrishnan, and P. Narayanan, “Deep learning with limited numerical precision,” in International conference on machine learning . PMLR, 2015, pp. 1737–1746
2015
Earlier work this paper cites.
S. Anwar, K. Hwang, and W. Sung, “Fixed point optimization of deep convolutional neural networks for object recognition,” in IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) , 2015, pp. 1131–1135
2015
Earlier work this paper cites.
2015
Earlier work this paper cites.
S. Hashemi, R. I. Bahar, and S. Reda, “DRUM: A dynamic range unbiased multiplier for approximate applications,” in IEEE/ACM International Conference on Computer-Aided Design (ICCAD) . IEEE, 2015, pp. 418–425
2015
Earlier work this paper cites.
M. Xu, Z. Bian, and R. Yao, “Fast sign detection algorithm for the RNS moduli set { 2 n + 1 − 1 , 2 n − 1 , 2 n } \{2^{n+1}-1,2^{n}-1,2^{n}\} ,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems , vol. 23, no. 2, pp. 379–383, 2015
2015
Earlier work this paper cites.
H. Nakahara and T. Sasao, “A deep convolutional neural network based on nested residue number system,” in 2015 25th International Conference on Field Programmable Logic and Applications (FPL) , 2015, pp. 1–6
2015
Earlier work this paper cites.
D. Lin, S. Talathi, and S. Annapureddy, “Fixed point quantization of deep convolutional networks,” in International conference on machine learning . PMLR, 2016, pp. 2849–2858
2016
Earlier work this paper cites.
M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi, “XNOR-Net: ImageNet classification using binary convolutional neural networks,” in European conference on computer vision . Springer, 2016, pp. 525–542
2016
Earlier work this paper cites.
2016
Earlier work this paper cites.
S. S. Sarwar, S. Venkataramani, A. Raghunathan, and K. Roy, “Multiplier-less artificial neurons exploiting error resiliency for energy-efficient neural computing,” in Design, Automation & Test in Europe Conference & Exhibition (DATE) . IEEE, 2016, pp. 145–150
2016
Earlier work this paper cites.
T.-B. Juang, H.-L. Kuo, and K.-S. Jan, “Lower-error and area-efficient antilogarithmic converters with bit-correction schemes,” Journal of the Chinese Institute of Engineers , vol. 39, no. 1, pp. 57–63, 2016
2016
Earlier work this paper cites.
Y. Kong, S. Asif, and M. Khan, “Modular multiplication using the core function in the residue number system,” Applicable Algebra in Engineering, Communication and Computing , pp. 1–16, 2016
2016
Earlier work this paper cites.
Z. Torabi and G. Jaberipur, “Low-power/cost RNS comparison via partitioning the dynamic range,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems , vol. 24, no. 5, pp. 1849–1857, 2016
2016
Earlier work this paper cites.
H. Xiao, Y. Ye, G. Xiao, and Q. Kang, “Algorithms for comparison in residue number systems,” in Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA) , 2016, pp. 1–6
2016
Earlier work this paper cites.
Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” vol. 44, Jun. 2016
2016
Earlier work this paper cites.
2016
Earlier work this paper cites.
T. Na and S. Mukhopadhyay, “Speeding up convolutional neural network training with dynamic precision scaling and flexible multiplier-accumulator,” in Proceedings of the 2016 International Symposium on Low Power Electronics and Design , 2016, pp. 58–63
2016
Earlier work this paper cites.
L. Shan, M. Zhang, L. Deng, and G. Gong, “A dynamic multi-precision fixed-point data quantization strategy for convolutional neural network,” in CCF National Conference on Computer Engineering and Technology . Springer, 2016, pp. 102–111
2016
Earlier work this paper cites.
2016
Earlier work this paper cites.
A. Krizhevsky, I. Sutskever, and G. E. Hinton, “ImageNet classification with deep convolutional neural networks,” Communications of the ACM , vol. 60, no. 6, pp. 84–90, 2017
2017
Earlier work this paper cites.
V. Sze, Y.-H. Chen, T.-J. Yang, and J. S. Emer, “Efficient processing of deep neural networks: A tutorial and survey,” Proceedings of the IEEE , vol. 105, no. 12, pp. 2295–2329, 2017
2017
Earlier work this paper cites.
U. Köster, T. Webb, X. Wang, M. Nassar, A. K. Bansal, W. Constable, O. Elibol, S. Gray, S. Hall, L. Hornof et al. , “Flexpoint: An adaptive numerical format for efficient training of deep neural networks,” Advances in neural information processing systems , vol. 30, 2017
2017
Earlier work this paper cites.
2017
Earlier work this paper cites.
E. H. Lee, D. Miyashita, E. Chai, B. Murmann, and S. S. Wong, “LogNet: Energy-efficient neural networks using logarithmic computation,” in IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) . IEEE, 2017, pp. 5900–5904
2017
Earlier work this paper cites.
2017
Earlier work this paper cites.
U. Aydonat, S. O’Connell, D. Capalija, A. C. Ling, and G. R. Chiu, “An OpenCl™ deep learning accelerator on Arria 10,” in Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays , 2017, pp. 55–64
2017
Earlier work this paper cites.
C. Mei, Z. Liu, Y. Niu, X. Ji, W. Zhou, and D. Wang, “A 200MHZ 202.4GFLOPS@10.8W VGG16 accelerator in Xilinx VX690T,” in IEEE Global Conference on Signal and Information Processing (GlobalSIP) . IEEE, 2017, pp. 784–788
2017
Earlier work this paper cites.
P. Peng, Y. Mingyu, and X. Weisheng, “Running 8-bit dynamic fixed-point convolutional neural network on low-cost ARM platforms,” in 2017 Chinese Automation Congress (CAC) . IEEE, 2017, pp. 4564–4568
2017
Earlier work this paper cites.
2017
Earlier work this paper cites.
D. Shin, J. Lee, J. Lee, J. Lee, and H.-J. Yoo, “An energy-efficient deep learning processor with heterogeneous multi-core architecture for convolutional neural networks and recurrent neural networks,” in 2017 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS) . IEEE, 2017, pp. 1–2
2017
Earlier work this paper cites.
T. Na, J. H. Ko, J. Kung, and S. Mukhopadhyay, “On-chip training of recurrent neural networks with limited numerical precision,” in International Joint Conference on Neural Networks (IJCNN) . IEEE, 2017, pp. 3716–3723
2017
Earlier work this paper cites.
J. L. Gustafson and I. T. Yonemoto, “Beating floating point at its own game: Posit arithmetic,” Supercomputing Frontiers and Innovations , vol. 4, no. 2, pp. 71–86, 2017
2017
Earlier work this paper cites.
X. Chen, X. Hu, H. Zhou, and N. Xu, “FxpNet: Training a deep convolutional neural network in fixed-point representation,” in International Joint Conference on Neural Networks (IJCNN) . IEEE, 2017, pp. 2494–2501
2017
Earlier work this paper cites.
2018
Earlier work this paper cites.
V. Popescu, M. Nassar, X. Wang, E. Tumer, and T. Webb, “FlexPoint: Predictive numerics for deep learning,” in 2018 IEEE 25th Symposium on Computer Arithmetic (ARITH) . IEEE, 2018, pp. 1–4
2018
Earlier work this paper cites.
H.-J. Kang, “Short floating-point representation for convolutional neural network inference,” IEICE Electronics Express , pp. 15–20 180 909, 2018
2018
Earlier work this paper cites.
S. Narang, G. Diamos, E. Elsen, P. Micikevicius, J. Alben, D. Garcia, B. Ginsburg, M. Houston, O. Kuchaiev, G. Venkatesh et al. , “Mixed precision training,” in Proc. 6th Int. Conf. on Learning Representations (ICLR) , 2018
2018
Earlier work this paper cites.
I. Kouretas and V. Paliouras, “Logarithmic number system for deep learning,” in International Conference on Modern Circuits and Systems Technologies (MOCAST) . IEEE, 2018, pp. 1–4
2018
Earlier work this paper cites.
H. Saadat, H. Bokhari, and S. Parameswaran, “Minimally biased multipliers for approximate integer and floating-point multiplication,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol. 37, no. 11, pp. 2623–2635, 2018
2018
Earlier work this paper cites.
M. S. Kim, A. A. Del Barrio, R. Hermida, and N. Bagherzadeh, “Low-power implementation of Mitchell’s approximate logarithmic multiplication for convolutional neural networks,” in Asia and South Pacific Design Automation Conference (ASP-DAC) . IEEE, 2018, pp. 617–622
2018
Earlier work this paper cites.
M. S. Kim, A. A. Del Barrio, L. T. Oliveira, R. Hermida, and N. Bagherzadeh, “Efficient Mitchell’s approximate log multipliers for convolutional neural networks,” IEEE Transactions on Computers , vol. 68, no. 5, pp. 660–675, 2018
2018
Cited alongside, same era.
J. Johnson, “Rethinking floating point for deep learning,” arXiv preprint arXiv:1811.01721 , 2018
2018
Cited alongside, same era.
T.-B. Juang, C.-Y. Lin, and G.-Z. Lin, “Area-delay product efficient design for convolutional neural network circuits using logarithmic number systems,” in International SoC Design Conference (ISOCC) . IEEE, 2018, pp. 170–171
2018
Cited alongside, same era.
S. Vogel, M. Liang, A. Guntoro, W. Stechele, and G. Ascheid, “Efficient hardware acceleration of CNNs using logarithmic data representation with arbitrary log-base,” in Proceedings of the International Conference on Computer-Aided Design , 2018, pp. 1–8
2018
Cited alongside, same era.
S. Yin, Z. Jiang, J.-S. Seo, and M. Seok, “XNOR-SRAM: In-memory computing SRAM macro for binary/ternary deep neural networks,” IEEE Journal of Solid-State Circuits , vol. 55, no. 6, pp. 1733–1743, 2020
2020
Later among the works it cites.
H. Qin, R. Gong, X. Liu, X. Bai, J. Song, and N. Sebe, “Binary neural networks: A survey,” Pattern Recognition , vol. 105, p. 107281, 2020
2020
Later among the works it cites.
B. Parhami, “Computing with logarithmic number system arithmetic: Implementation methods and performance benefits,” Computers & Electrical Engineering , vol. 87, p. 106800, 2020
2020
Later among the works it cites.
A. Sanyal, P. A. Beerel, and K. M. Chugg, “Neural network training with approximate logarithmic computations,” in IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) . IEEE, 2020, pp. 3122–3126
2020
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
J. Xu, Y. Huan, L.-R. Zheng, and Z. Zou, “A low-power arithmetic element for multi-base logarithmic computation on deep neural networks,” in IEEE International System-on-Chip Conference (SOCC) . IEEE, 2018, pp. 43–48
2018
Cited alongside, same era.
T. Ueki, K. Iwai, T. Matsubara, and T. Kurokawa, “Learning accelerator of deep neural networks with logarithmic quantization,” in 2018 7th International Congress on Advanced Applied Informatics (IIAI-AAI) . IEEE, 2018, pp. 634–638
2018
Cited alongside, same era.
E. Olsen, “RNS hardware matrix multiplier for high precision neural network acceleration: RNS TPU,” May 2018, pp. 1–5
2018
Cited alongside, same era.
S. Salamat, M. Imani, S. Gupta, and T. Rosing, “RNSnet: In-memory neural network acceleration using residue number system,” 11 2018, pp. 1–12
2018
Cited alongside, same era.
Z. Song, Z. Liu, and D. Wang, “Computation error analysis of block floating point arithmetic oriented convolution neural network accelerator design,” in Proceedings of the AAAI Conference on Artificial Intelligence , vol. 32, no. 1, 2018
2018
Cited alongside, same era.
H. Fan, H.-C. Ng, S. Liu, Z. Que, X. Niu, and W. Luk, “Reconfigurable acceleration of 3D-CNNs for human action recognition with block floating-point representation,” in International Conference on Field Programmable Logic and Applications (FPL) . IEEE, 2018, pp. 287–2877
2018
Cited alongside, same era.
M. Drumond, T. Lin, M. Jaggi, and B. Falsafi, “Training DNNs with hybrid block floating point,” Advances in Neural Information Processing Systems , vol. 31, 2018
2018
Cited alongside, same era.
S. Jo, H. Park, G. Lee, and K. Choi, “Training neural networks with low precision dynamic fixed-point,” in 2018 IEEE 36th International Conference on Computer Design (ICCD) . IEEE, 2018, pp. 405–408
2018
Cited alongside, same era.
R. Pilipović and P. Bulić, “On the design of logarithmic multiplier using radix-4 Booth encoding,” IEEE access , vol. 8, pp. 64 578–64 590, 2020
2020
Later among the works it cites.
M. S. Ansari, B. F. Cockburn, and J. Han, “An improved logarithmic multiplier for energy-efficient neural computing,” IEEE Transactions on Computers , vol. 70, no. 4, pp. 614–625, 2020
2020
Later among the works it cites.
2020
Later among the works it cites.
J. Xu, Y. Huan, Y. Jin, H. Chu, L.-R. Zheng, and Z. Zou, “Base-reconfigurable segmented logarithmic quantization and hardware design for deep neural networks,” Journal of Signal Processing Systems , vol. 92, no. 11, pp. 1263–1276, 2020
2020
Later among the works it cites.
M. Valueva, N. Nagornov, P. Lyakhov, G. Valuev, and N. Chervyakov, “Application of the residue number system to reduce hardware costs of the convolutional neural network implementation,” Mathematics and Computers in Simulation , vol. 177, pp. 232–243, 2020. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0378475420301580
2020
Later among the works it cites.
N. Samimi, M. Kamal, A. Afzali-Kusha, and M. Pedram, “Res-DNN: A residue number system-based DNN accelerator unit,” IEEE Transactions on Circuits and Systems I: Regular Papers , vol. 67, no. 2, pp. 658–671, 2020
2020
Later among the works it cites.
C. Ni, J. Lu, J. Lin, and Z. Wang, “LBFP: Logarithmic block floating point arithmetic for deep neural networks,” in IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) . IEEE, 2020, pp. 201–204
2020
Later among the works it cites.
J.-D. Su and P.-Y. Tsai, “Processing element architecture design for deep reinforcement learning with flexible block floating point exploiting signal statistics,” in 2020 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC) . IEEE, 2020, pp. 82–87
2020
Later among the works it cites.
S. Fox, S. Rasoulinezhad, J. Faraone, P. Leong et al. , “A block Minifloat representation for training deep neural networks,” in International Conference on Learning Representations , 2020
2020
Later among the works it cites.
Y. Sakai, “Quantizaiton for deep neural network training with 8-bit dynamic fixed point,” in 2020 7th International Conference on Soft Computing & Machine Intelligence (ISCMI) . IEEE, 2020, pp. 126–130
2020
Later among the works it cites.
J.-I. Guo, C.-C. Tsai, J.-L. Zeng, S.-W. Peng, and E.-C. Chang, “Hybrid fixed-point/binary deep neural network design methodology for low-power object detection,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems , vol. 10, no. 3, pp. 388–400, 2020
2020
Later among the works it cites.
R. Kuramochi and H. Nakahara, “An FPGA-based low-latency accelerator for randomly wired neural networks,” in International Conference on Field-Programmable Logic and Applications (FPL) . IEEE, 2020, pp. 298–303
2020
Later among the works it cites.
J. Lu, C. Fang, M. Xu, J. Lin, and Z. Wang, “Evaluations on deep neural networks training using posit number system,” IEEE Transactions on Computers , vol. 70, no. 2, pp. 174–187, 2020
2020
Later among the works it cites.
H. F. Langroudi, V. Karia, J. L. Gustafson, and D. Kudithipudi, “Adaptive posit: Parameter aware numerical format for deep learning inference on the edge,” in Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops , 2020, pp. 726–727
2020
Later among the works it cites.
R. Murillo, A. A. Del Barrio, and G. Botella, “Customized posit adders and multipliers using the FloPoCo core generator,” in IEEE International Symposium on Circuits and Systems (ISCAS) . IEEE, 2020, pp. 1–5
2020
Later among the works it cites.
R. Murillo, A. A. Del Barrio, and G. Botella, “Deep PeNSieve: A deep learning framework based on the posit number system,” Digital Signal Processing , vol. 102, p. 102762, 2020
2020
Later among the works it cites.
M. Cococcioni, F. Rossi, E. Ruffaldi, and S. Saponara, “Fast deep neural networks for image processing using posits and ARM scalable vector extension,” Journal of Real-Time Image Processing , vol. 17, no. 3, pp. 759–771, 2020
2020
Later among the works it cites.
——, “A novel posit-based fast approximation of ELU activation function for deep neural networks,” in International Conference on Smart Computing (SMARTCOMP) , 2020, pp. 244–246
2020
Later among the works it cites.
X. Zhang, S. Liu, R. Zhang, C. Liu, D. Huang, S. Zhou, J. Guo, Q. Guo, Z. Du, T. Zhi et al. , “Fixed-point back-propagation training,” in Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition , 2020, pp. 2330–2338
2020
Later among the works it cites.
A. Gupta, A. Anpalagan, L. Guan, and A. S. Khwaja, “Deep learning for object detection and scene perception in self-driving cars: Survey, challenges, and open issues,” Array , vol. 10, p. 100057, 2021
2021
Later among the works it cites.
V. Buhrmester, D. Münch, and M. Arens, “Analysis of explainers of black box deep neural networks for computer vision: A survey,” Machine Learning and Knowledge Extraction , vol. 3, no. 4, pp. 966–989, 2021
2021
Later among the works it cites.
2021
Later among the works it cites.
C. Wu, V. Fresse, B. Suffran, and H. Konik, “Accelerating DNNs from local to virtualized FPGA in the cloud: A survey of trends,” Journal of Systems Architecture , vol. 119, p. 102257, 2021
2021
Later among the works it cites.
V. Gohil, S. Walia, J. Mekie, and M. Awasthi, “Fixed-posit: a floating-point representation for error-resilient applications,” IEEE Transactions on Circuits and Systems II: Express Briefs , vol. 68, no. 10, pp. 3341–3345, 2021
2021
Later among the works it cites.
J. Choquette, W. Gandhi, O. Giroux, N. Stam, and R. Krashinsky, “Nvidia A100 tensor core GPU: Performance and innovation,” IEEE Micro , vol. 41, no. 2, pp. 29–35, 2021
2021
Later among the works it cites.
V. Leon, T. Paparouni, E. Petrongonas, D. Soudris, and K. Pekmestzi, “Improving power of DSP and CNN hardware accelerators using approximate floating-point multipliers,” ACM Transactions on Embedded Computing Systems (TECS) , vol. 20, no. 5, pp. 1–21, 2021
2021
Later among the works it cites.
H. Abdelaziz, J. H. Shin, A. Pedram, J. Hassoun et al. , “Rethinking floating point overheads for mixed precision DNN accelerators,” Proceedings of Machine Learning and Systems , vol. 3, pp. 223–239, 2021
2021
Later among the works it cites.
C. Wu, M. Wang, X. Chu, K. Wang, and L. He, “Low-precision floating-point arithmetic for high-performance FPGA-based CNN acceleration,” ACM Transactions on Reconfigurable Technology and Systems (TRETS) , vol. 15, no. 1, pp. 1–21, 2021
2021
Later among the works it cites.
S. Kim and H. Kim, “Zero-centered fixed-point quantization with iterative retraining for deep convolutional neural network-based object detectors,” IEEE Access , vol. 9, pp. 20 828–20 839, 2021
2021
Later among the works it cites.
M. Samragh, S. Hussain, X. Zhang, K. Huang, and F. Koushanfar, “On the application of binary neural networks in oblivious inference,” in Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition , 2021, pp. 4630–4639
2021
Later among the works it cites.
S. A. Alam, J. Garland, and D. Gregg, “Low-precision logarithmic number systems: Beyond base-2,” ACM Transactions on Architecture and Code Optimization (TACO) , vol. 18, no. 4, pp. 1–25, 2021
2021
Later among the works it cites.
2021
Later among the works it cites.
S. Salamat, S. Shubhi, B. Khaleghi, and T. Rosing, “Residue-Net: Multiplication-free neural network by in-situ no-loss migration to residue number systems,” in 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC) , 2021, pp. 222–228
2021
Later among the works it cites.
V. Sakellariou, V. Paliouras, I. Kouretas, H. Saleh, and T. Stouraitis, “On reducing the number of multiplications in RNS-based CNN accelerators,” in IEEE International Conference on Electronics, Circuits, and Systems (ICECS) , 2021, pp. 1–6
2021
Later among the works it cites.
A. Roohi, M. Taheri, S. Angizi, and D. Fan, “RNSiM: Efficient deep neural network accelerator using residue number systems,” in IEEE/ACM International Conference On Computer Aided Design (ICCAD) , 2021, pp. 1–9
2021
Later among the works it cites.
2021
Later among the works it cites.
Y. Wong, Z. Dong, and W. Zhang, “Low bitwidth CNN accelerator on FPGA using winograd and block floating point arithmetic,” in 2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) . IEEE, 2021, pp. 218–223
2021
Later among the works it cites.
H. Fan, S. Liu, Z. Que, X. Niu, and W. Luk, “High-performance acceleration of 2-D and 3-D CNNs on FPGAs using static block floating point,” IEEE Transactions on Neural Networks and Learning Systems , 2021
2021
Later among the works it cites.
W.-H. Lin, H.-Y. Kao, and S.-H. Huang, “Hybrid dynamic fixed point quantization methodology for AI accelerators,” in International SoC Design Conference (ISOCC) . IEEE, 2021, pp. 282–283
2021
Later among the works it cites.
D. Han, D. Im, G. Park, Y. Kim, S. Song, J. Lee, and H.-J. Yoo, “HNPU: An adaptive DNN training processor utilizing stochastic dynamic fixed-point and active bit-precision searching,” IEEE Journal of Solid-State Circuits , vol. 56, no. 9, pp. 2858–2869, 2021
2021
Later among the works it cites.
J. Yang, S. Hong, and J.-Y. Kim, “FIXAR: A fixed-point deep reinforcement learning platform with quantization-aware training and adaptive parallelism,” in 2021 58th ACM/IEEE Design Automation Conference (DAC) . IEEE, 2021, pp. 259–264
2021
Later among the works it cites.
A. Y. Romanov, A. L. Stempkovsky, I. V. Lariushkin, G. E. Novoselov, R. A. Solovyev, V. A. Starykh, I. I. Romanova, D. V. Telpukhov, and I. A. Mkrtchan, “Analysis of posit and Bfloat arithmetic of real numbers for machine learning,” IEEE Access , vol. 9, pp. 82 318–82 324, 2021
2021
Later among the works it cites.
H. F. Langroudi, V. Karia, Z. Carmichael, A. Zyarah, T. Pandit, J. L. Gustafson, and D. Kudithipudi, “ALPS: Adaptive quantization of deep neural networks with generalized posits,” in Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition , 2021, pp. 3100–3109
2021
Later among the works it cites.
R. Murillo, A. A. D. B. Garcia, G. Botella, M. S. Kim, H. Kim, and N. Bagherzadeh, “PLAM: a posit logarithm-approximate multiplier,” IEEE Transactions on Emerging Topics in Computing , 2021
2021
Later among the works it cites.
S. Nambi, S. Ullah, S. S. Sahoo, A. Lohana, F. Merchant, and A. Kumar, “ExPAN(N)D: Exploring posits for efficient artificial neural network design in FPGA-based systems,” IEEE Access , vol. 9, pp. 103 691–103 708, 2021
2021
Later among the works it cites.
S. Walia, B. V. Tej, A. Kabra, J. Devnath, and J. Mekie, “Fast and low-power quantized fixed posit high-accuracy DNN implementation,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2021
2021
Later among the works it cites.
D. Ghimire, D. Kil, and S.-h. Kim, “A survey on efficient convolutional neural networks and hardware acceleration,” Electronics , vol. 11, no. 6, p. 945, 2022
2022
Later among the works it cites.
D. M. Harris and S. L. Harris, “Hardware description languages,” Digital Design and Computer Architecture , pp. 172–237, 2022
2022
Later among the works it cites.
L. Harsha, B. R. Jammu, N. Bodasingi, S. Veeramachaneni, and N. M. SK, “A low error, hardware efficient logarithmic multiplier,” Circuits, Systems, and Signal Processing , vol. 41, no. 1, pp. 485–513, 2022
2022
Later among the works it cites.
V. Sakellariou, V. Paliouras, I. Kouretas, H. Saleh, and T. Stouraitis, “A High-performance RNS LSTM block,” in IEEE International Symposium on Circuits and Systems (ISCAS) , May 28-Jun. 1 2022
2022
Later among the works it cites.
2022
Later among the works it cites.
A. Shawahna, S. M. Sait, A. El-Maleh, and I. Ahmad, “FxP-QNet: A post-training quantizer for the design of mixed low-precision DNNs with dynamic fixed-point representation,” IEEE Access , vol. 10, pp. 30 202–30 231, 2022
2022
Later among the works it cites.
S. Claici, M. Yurochkin, S. Ghosh, and J. Solomon, “Model fusion with kullback-leibler divergence,” in International Conference on Machine Learning . PMLR, 2020, pp. 2038–2047
2047
Closest in time.