Benchmarking Inference Performance of Deep Learning Models on Analog Devices

M. Klachko, M. R. Mahmoodi, and D. B. Strukov, “Improving noise tolerance of mixed-signal neural networks,” CoRR , vol. abs / 1904.01705, 2019. [Online]. Available: http://arxiv.org/abs/1904.01705

Original

1904

Earlier work this paper cites.

V. Joshi, M. L. Gallo, I. Boybat, S. Haefeli, C. Piveteau, M. Dazzi, B. Rajendran, A. Sebastian, and E. Eleftheriou, “Accurate deep neural network inference using computational phase-change memory,” CoRR , vol. abs / 1906.03138, 2019. [Online]. Available: http://arxiv.org/abs/1906.03138

Original

1906

Earlier work this paper cites.

J. Sietsma and R. J. Dow, “Creating artificial neural networks that generalize,” Neural Networks , vol. 4, no. 1, pp. 67 – 79, 1991. [Online]. Available: http://www.sciencedirect.com/science/article/pii/0893608091900332

1991

Earlier work this paper cites.

A. F. Murray and P. J. Edwards, “Enhanced mlp performance and fault tolerance resulting from synaptic weight noise during training,” IEEE Transactions on Neural Networks , vol. 5, no. 5, pp. 792–802, 1994

1994

Earlier work this paper cites.

C. M. Bishop, “Training with noise is equivalent to tikhonov regularization,” Neural Computation , vol. 7, no. 1, pp. 108–116, 1995

1995

Earlier work this paper cites.

I. Bayraktaroglu, A. S. Ogrenci, G. Dundar, S. Balkir, and E. Alpaydin, “Annsys (an analog neural network synthesis system),” in Proceedings of International Conference on Neural Networks (ICNN’97) , vol. 2, 1997, pp. 910–915 vol.2

1997

Earlier work this paper cites.

G. M. Bo, D. D. Caviglia, and M. Valle, “An on-chip learning neural network,” in Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium , vol. 4, 2000, pp. 66–71 vol.4

2000

Earlier work this paper cites.

A. Schmid, Y. Leblebici, and D. Mlynek, “Mixed analogue-digital artificial-neural-network architecture with on-chip learning,” Circuits, Devices and Systems, IEE Proceedings - , vol. 146, pp. 345 – 349, 01 2000

2000

Earlier work this paper cites.

K. He, X. Zhang, S. Ren, and J. Sun, “Deep residual learning for image recognition,” CoRR , vol. abs/1512.03385, 2015. [Online]. Available: http://arxiv.org/abs/1512.03385

Original

2015

Earlier work this paper cites.

K. Simonyan and A. Zisserman, “Very deep convolutional networks for large-scale image recognition,” CoRR , vol. abs/1409.1556, 2015

Original

2015

Earlier work this paper cites.

Y. Wu et al. , “Tensorpack,” https://github.com/tensorpack/

2016

Earlier work this paper cites.

S. Han, H. Mao, and W. Dally, “Deep compression: Compressing deep neural network with pruning, trained quantization and huffman coding,” CoRR , vol. abs/1510.00149, 2016

Original

2016

Cited alongside, same era.

H. Noh, T. You, J. Mun, and B. Han, “Regularizing deep neural networks by noise: Its interpretation and optimization,” 2017

2017

Cited alongside, same era.

L. Ni, Z. Liu, H. Yu, and R. V. Joshi, “An energy-efficient digital reram-crossbar-based cnn with bitwise parallelism,” IEEE Journal on Exploratory Solid-State Computational Devices and Circuits , vol. 3, pp. 37–46, 2017

2017

Cited alongside, same era.

Y. Shen, N. C. Harris, S. Skirlo, M. Prabhu, T. Baehr-Jones, M. Hochberg, X. Sun, S. Zhao, H. Larochelle, D. Englund, and et al., “Deep learning with coherent nanophotonic circuits,” Nature Photonics , vol. 11, no. 7, p. 441–446, Jun 2017. [Online]. Available: http://dx.doi.org/10.1038/nphoton.2017.93

2017

Cited alongside, same era.

M. J. Marinella, S. Agarwal, A. Hsia, I. Richter, R. Jacobs-Gedrim, J. Niroula, S. J. Plimpton, E. Ipek, and C. D. James, “Multiscale co-design analysis of energy, latency, area, and accuracy of a reram analog neural training accelerator,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems , vol. 8, no. 1, pp. 86–101, 2018

2018

Later among the works it cites.

M. Qin and D. Vucinic, “Noisy computations during inference: Harmful or helpful?” CoRR , vol. abs / 1811.10649, 2018. [Online]. Available: http://arxiv.org/abs/1811.10649

Original

2018

Later among the works it cites.

H. Li, M. Bhargav, P. N. Whatmough, and H. . Philip Wong, “On-chip memory technology design space explorations for mobile deep neural network accelerators,” in 2019 56th ACM/IEEE Design Automation Conference (DAC) , 2019, pp. 1–6

2019

Later among the works it cites.

P. Upadhyaya, X. Yu, J. Mink, J. Cordero, P. Parmar, and A. Jiang, “Error correction for hardware-implemented deep neural networks,” 2019