Fetching the paper…
Reading the bibliography…
High quality AI solutions require joint optimization of AI algorithms and their hardware implementations.
Shufflenet v2: Practical guidelines for efficient CNN architecture design
Ningning Ma et al · 2005
Earlier work this paper cites.
Optimization: algorithms and consistent approximations
Elijah Polak · 2012
Earlier work this paper cites.
Going deeper with embedded FPGA platform for convolutional neural network
Jiantao Qiu et al · 2016
Earlier work this paper cites.
Stripes: Bit-serial deep neural network computing
Patrick Judd et al · 2016
Earlier work this paper cites.
Densely connected convolutional networks
Gao Huang et al · 2017
Earlier work this paper cites.
High-performance video content recognition with long-term recurrent convolutional network for FPGA
Xiaofan Zhang et al · 2017
Earlier work this paper cites.
DNNBuilder: An automated tool for building high-performance DNN hardware accelerators for FPGAs
Xiaofan Zhang et al · 2018
Earlier work this paper cites.
Learning transferable architectures for scalable image recognition
Barret Zoph et al · 2018
Earlier work this paper cites.
Loom: Exploiting weight and activation precisions to accelerate convolutional neural networks
Sayeh Sharify et al · 2018
Earlier work this paper cites.
Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural networks
Hardik Sharma et al · 2018
Cited alongside, same era.
Mobilenetv2: Inverted residuals and linear bottlenecks
Mark Sandler et al · 2018
Cited alongside, same era.
Proxylessnas: Direct neural architecture search on target task and hardware
Han Cai et al · 2019
Cited alongside, same era.
Regularized evolution for image classifier architecture search
Esteban Real et al · 2019
Cited alongside, same era.
Cloud-DNN: An open framework for mapping DNN models to cloud FPGAs
Yao Chen et al · 2019
Cited alongside, same era.
FPGA/DNN co-design: An efficient design methodology for IoT intelligence on the edge
Cong Hao et al · 2019
Cited alongside, same era.
FbNet: Hardware-aware efficient convnet design via differentiable neural architecture search
Bichen Wu et al · 2019
Later among the works it cites.
Mixed precision neural architecture search for energy efficient deep learning
Chengyue Gong et al · 2019
Later among the works it cites.
Accuracy vs. efficiency: Achieving both through FPGA-implementation aware neural architecture search
Weiwen Jiang et al · 2019
Later among the works it cites.
NAIS: Neural architecture and implementation search and its applications in autonomous driving
Cong Hao et al · 2019
Later among the works it cites.
DARTS: Differentiable architecture search
Hanxiao Liu et al · 2019
Later among the works it cites.
https://github.com/Xilinx/CHaiDNN
CHaiDNN · 2019
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Mnasnet: Platform-aware neural architecture search for mobile
Mingxing Tan et al · 2019
Cited alongside, same era.
Single-path NAS: Designing hardware-efficient convnets in less than 4 hours
Dimitrios Stamoulis et al · 2019
Cited alongside, same era.
AutoDNNchip: An automated DNN chip predictor and builder for both FPGAs and ASICs
Pengfei Xu et al · 2020
Closest in time.
SkyNet: a hardware-efficient method for object detection and tracking on embedded systems
Xiaofan Zhang et al · 2020
Closest in time.