Best of Both Worlds: AutoML Codesign of a CNN and its Hardware Accelerator

M. S. Abdelfattah and V. Betz, “Design Tradeoffs for Hard and Soft FPGA-based Networks-on-Chip,” in International Conference on Field-Programmable Technology (FPT) , pp. 95–103

Original

2002

Earlier work this paper cites.

C. Szegedy, W. Liu, Y. Jia et al. , “Going Deeper with Convolutions,” arXiv e-prints , Sep 2014

2014

Earlier work this paper cites.

K. He, X. Zhang, S. Ren et al. , “Deep Residual Learning for Image Recognition,” arXiv e-prints , Dec 2015

2015

Earlier work this paper cites.

B. Zoph and Q. V. Le, “Neural Architecture Search with Reinforcement Learning,” arXiv e-prints , Nov 2016

2016

Earlier work this paper cites.

M. Tan, B. Chen, R. Pang et al. , “MnasNet: Platform-Aware Neural Architecture Search for Mobile,” arXiv e-prints , Jul 2018

2018

Cited alongside, same era.

Y. Chen, T. Yang, J. Emer et al. , “Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices,” Emerging and Selected Topics in Circuits and Systems , vol. 9, no. 2, June 2019

2019

Cited alongside, same era.

X. Chu, B. Zhang, H. Ma et al. , “Fast, Accurate and Lightweight Super-Resolution with Neural Architecture Search,” arXiv e-prints , Jan 2019

2019

Cited alongside, same era.

Ł. Dudziak, M. S. Abdelfattah, R. Vipperla et al. , “ShrinkML: End-to-End ASR Model Compression Using Reinforcement Learning,” in Proc. Interspeech 2019 , pp. 2235–2239. [Online]. Available: http://dx.doi.org/10.21437/Interspeech.2019-2811

2019

Cited alongside, same era.

J. Fowers, K. Ovtcharov, M. Papamichael et al. , “A Configurable Cloud-scale DNN Processor for Real-time AI,” in International Symposium on Computer Architecture (ISCA)

Cited in the paper.

M. S. Abdelfattah, D. Han, A. Bitar et al. , “DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration,” in International Conference on Field Programmable Logic and Applications (FPL)

Cited in the paper.

N. P. Jouppi, C. Young, N. Patil et al. , “In-datacenter performance analysis of a tensor processing unit,” in International Symposium on Computer Architecture (ISCA)

Cited in the paper.

C. Hao, X. Zhang, Y. Li et al. , “Fpga/dnn co-design: An efficient design methodology for iot intelligence on the edge,” in Design Automation Conference (DAC)

Cited in the paper.

J. Branke, K. Deb, K. Miettinen et al. , Multiobjective Optimization, Interactive and Evolutionary Approaches , Springer

Cited in the paper.

D. R. So, C. Liang, and Q. V. Le, “The Evolved Transformer,” arXiv e-prints , Jan 2019

2019

Later among the works it cites.

W. Jiang, L. Yang, E. Sha et al. , “Hardware/Software Co-Exploration of Neural Architectures,” arXiv e-prints , Jul 2019

2019

Later among the works it cites.

C. Ying, A. Klein, E. Real et al. , “NAS-Bench-101: Towards Reproducible Neural Architecture Search,” arXiv e-prints , Feb 2019

2019

Later among the works it cites.

X. Inc., “Chaidnnv2 - hls based dnn accelerator library for xilinx ultrascale+ mpsocs,” https://github.com/Xilinx/CHaiDNN, 2019

2019

Later among the works it cites.