Energy Efficiency Features of the Intel Skylake-SP Processor and Their Impact on Performance

K. Lange, “Identifying Shades of Green: The SPECpower Benchmarks,” Computer , 2009, DOI: 10.1109/MC.2009.84

2009

Earlier work this paper cites.

B. Rountree, D. H. Ahn, B. R. de Supinski, D. K. Lowenthal, and M. Schulz, “Beyond DVFS: A First Look at Performance under a Hardware-Enforced Power Bound,” in 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops PhD Forum , 2012, DOI: 10.1109/IPDPSW.2012.116

2012

Earlier work this paper cites.

A. Knüpfer, C. Rössel, D. an Mey, S. Biersdorff, K. Diethelm, D. Eschweiler, M. Geimer et al. , “Score-P: A Joint Performance Measurement Run-Time Infrastructure for Periscope, Scalasca, TAU, and Vampir,” in Tools for High Performance Computing 2011 , 2012, DOI: 10.1007/978-3-642-31476-6_7

Original

2012

Earlier work this paper cites.

D. Hackenberg, R. Oldenburg, D. Molka, and R. Schöne, “Introducing FIRESTARTER: A processor stress test utility,” in International Green Computing Conference (IGCC) , 2013, DOI: http://dx.doi.org/10.1109/IGCC.2013.6604507

2013

Earlier work this paper cites.

R. Schöne, D. Molka, and M. Werner, “Wake-up Latencies for Processor Idle States on Current x86 Processors,” Computer Science - Research and Development , 2014, DOI: 10.1007/s00450-014-0270-z

2014

Earlier work this paper cites.

N. Kurd, M. Chowdhury, E. Burton, T. Thomas, C. Mozak, B. Boswell, M. Lal et al. , “Haswell: A family of IA 22nm processors,” in IEEE International Solid - State Circuits Conference - (ISSCC) , 2014, DOI: 10.1109/ISSCC.2014.6757361

2014

Earlier work this paper cites.

A. Mazouz, A. Laurent, B. Pradelle, and W. Jalby, “Evaluation of CPU Frequency Transition Latency,” Computer Science - Research and Development , 2014, DOI: 10.1007/s00450-013-0240-x

2014

Earlier work this paper cites.

D. Hackenberg, R. Schöne, T. Ilsche, D. Molka, J. Schuchart, and R. Geyer, “An Energy Efficiency Feature Survey of the Intel Haswell Processor,” in IEEE International Parallel and Distributed Processing Symposium Workshop (IPDPSW) , 2015, DOI: 10.1109/IPDPSW.2015.70

2015

Cited alongside, same era.

B. Bowhill, B. Stackhouse, N. Nassif, Z. Yang, A. Raghavan, C. Morganti et al. , “The xeon® processor e5-2600 v3: A 22nm 18-core product family,” in IEEE International Solid-State Circuits Conference - (ISSCC) , 2015, DOI: 10.1109/ISSCC.2015.7062934

2015

Cited alongside, same era.

Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 3A, 3B, and 3C: System Programming Guide , Intel, Sep 2016, order Number: 325384-060US. [Online]. Available: http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-system-programming-manual-325384.pdf

2016

Cited alongside, same era.

J. Bucek, K.-D. Lange, and J. v. Kistowski, “SPEC CPU2017: Next-Generation Compute Benchmark,” in Companion of the 2018 ACM/SPEC International Conference on Performance Engineering , DOI: 10.1145/3185768.3185771

2018

Later among the works it cites.

A. Fog, “The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers,” online, Technical University of Denmark, Sep 2018. [Online]. Available: http://agner.org/optimize/microarchitecture.pdf

2018

Later among the works it cites.

Intel 64 and IA-32 Architectures Optimization Reference Manual , Intel, Apr 2018, order Number: 248966-040. [Online]. Available: https://software.intel.com/sites/default/files/managed/9e/bc/64-ia-32-architectures-optimization-manual.pdf

2018

Later among the works it cites.

S. M. Tam, H. Muljono, M. Huang, S. Iyer, K. Royneogi, N. Satti, R. Qureshi et al. , “SkyLake-SP: A 14nm 28-Core Xeon Processor,” in IEEE International Solid - State Circuits Conference - (ISSCC) , DOI: 110.1109/ISSCC.2018.8310170