Fetching the paper…
Reading the bibliography…
Many micro-architectural attacks rely on the capability of an attacker to efficiently find small eviction sets: groups of virtual addresses that map to the same cache set.
R. Dorfman, “The detection of defective members of large populations,” The Annals of Mathematical Statistics
1943
Earlier work this paper cites.
B. Levin, “A representation for multinomial cumulative distribution functions,” The Annals of Statistics
1981
Earlier work this paper cites.
T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, “Introduction to algorithms,” Growth
1989
Earlier work this paper cites.
Springer Berlin Heidelberg, 2006
P. Damaschke, Threshold Group Testing · 2006
Earlier work this paper cites.
M. K. Qureshi, D. N. Lynch, O. Mutlu, and Y. N. Patt, “A Case for MLP-Aware Cache Replacement,” SIGARCH Comput. Archit. News
2006
Earlier work this paper cites.
M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. S. Jr., and J. S. Emer, “Adaptive insertion policies for high performance caching,” in 34th International Symposium on Computer Architecture (ISCA 2007), June 9-13, 2007, San Diego, California, USA
2007
Earlier work this paper cites.
A. Jaleel, K. B. Theobald, S. C. Steely, Jr., and J. Emer, “High Performance Cache Replacement Using Re-reference Interval Prediction (RRIP),” SIGARCH Comput. Archit. News
2010
Earlier work this paper cites.
H. Wong, “Intel Ivy Bridge Cache Replacement Policy,” January 2013
2013
Earlier work this paper cites.
R. Hund, C. Willems, and T. Holz, “Practical Timing Side Channel Attacks Against Kernel Space ASLR,” in Proceedings of the 2013 IEEE Symposium on Security and Privacy
2013
Earlier work this paper cites.
Y. Yarom and K. Falkner, “FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack,” in 23rd USENIX Security Symposium (USENIX Security 14)
2014
Earlier work this paper cites.
A. Abel and J. Reineke, “Reverse engineering of cache replacement policies in intel microprocessors and their evaluation,” in IEEE International Symposium on Performance Analysis of Systems
2014
Earlier work this paper cites.
Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu, “Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors,” in Proceeding of the 41st Annual International Symposium on Computer Architecuture
2014
Earlier work this paper cites.
M. Seaborn and T. Dullien, “Exploiting the DRAM rowhammer bug to gain kernel privileges,” in Black Hat
2015
Cited alongside, same era.
F. Liu, Y. Yarom, Q. Ge, G. Heiser, and R. B. Lee, “Last-Level Cache Side-Channel Attacks Are Practical,” in Proceedings of the 2015 IEEE Symposium on Security and Privacy
2015
Cited alongside, same era.
G. Irazoqui, T. Eisenbarth, and B. Sunar, “S$A: A Shared Cache Attack That Works Across Cores and Defies VM Sandboxing – and Its Application to AES,” in Proceedings of the 2015 IEEE Symposium on Security and Privacy
2015
Cited alongside, same era.
Y. Oren, V. P. Kemerlis, S. Sethumadhavan, and A. D. Keromytis, “The Spy in the Sandbox: Practical Cache Attacks in JavaScript and Their Implications,” in CCS
2015
Cited alongside, same era.
S. Cai, M. Jahangoshahi, M. Bakshi, and S. Jaggi, “Efficient algorithms for noisy group testing,” IEEE Transactions on Information Theory
2017
Later among the works it cites.
M. Oliverio, K. Razavi, H. Bos, and C. Giuffrida, “Secure Page Fusion with VUsion,” in Proceedings of the 26th Symposium on Operating Systems Principles, Shanghai, China, October 28-31, 2017
2017
Later among the works it cites.
Springer International Publishing, 2017
M. Schwarz, S. Weiser, D. Gruss, C. Maurice, and S. Mangard, Malware Guard Extension: Using SGX to Conceal Cache Attacks · 2017
Later among the works it cites.
2017
Later among the works it cites.
D. G. Michael Schwarz, Moritz Lipp, “JavaScript Zero: Real JavaScript and Zero Side-Channel Attacks,” in Network and Distributed System Security Symposium 2018 (NDSS’18)
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
2015
Cited alongside, same era.
D. Gruss, R. Spreitzer, and S. Mangard, “Cache template attacks: Automating attacks on inclusive last-level caches,” in 24th USENIX Security Symposium (USENIX Security 15)
2015
Cited alongside, same era.
“L3 cache mapping on Sandy Bridge CPUs.” http://lackingrhoticity.blogspot.com.es/2015/04/l3-cache-mapping-on-sandy-bridge-cpus.html , 2015
2015
Cited alongside, same era.
G. I. Apecechea, T. Eisenbarth, and B. Sunar, “Systematic Reverse Engineering of Cache Slice Selection in Intel Processors,” IACR Cryptology ePrint Archive
2015
Cited alongside, same era.
Daniel Gruss and Clémentine Maurice and Stefan Mangard, “Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript,” in DIMVA
2016
Cited alongside, same era.
E. Bosman, K. Razavi, H. Bos, and C. Giuffrida, “Dedup Est Machina: Memory Deduplication as an Advanced Exploitation Vector,” in IEEE Symposium on Security and Privacy, SP 2016, San Jose, CA, USA, May 22-26, 2016
2016
Cited alongside, same era.
M. Lipp, D. Gruss, R. Spreitzer, C. Maurice, and S. Mangard, “ARMageddon: Cache Attacks on Mobile Devices,” in 25th USENIX Security Symposium (USENIX Security 16)
2016
Cited alongside, same era.
C. Maurice, M. Weber, M. Schwarz, L. Giner, D. Gruss, C. Alberto Boano, S. Mangard, and K. Römer, “Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud,” in Proceedings of the 24th Annual Network and Distributed System Security Symposium
2017
Cited alongside, same era.
2018
Closest in time.
J. Horn, “Reading privileged memory with a side-channel.” https://googleprojectzero.blogspot.com.es/2018/01/reading-privileged-memory-with-side.html , 2018
2018
Closest in time.
https://eprint.iacr.org/2018/119
D. Genkin, L. Pachmanov, E. Tromer, and Y. Yarom, “Drive-by key-extraction cache attacks from portable code.” Cryptology ePrint Archive, Report 2018/119, 2018 · 2018
Closest in time.
2018
Closest in time.
Intel, 2018
Intel, Intel 64 and IA-32 Architectures Optimization Reference Manual · 2018
Closest in time.
D. Trilla, C. Hernández, J. Abella, and F. J. Cazorla, “Cache side-channel attacks and time-predictability in high-performance critical real-time systems,” in Proceedings of the 55th Annual Design Automation Conference, DAC 2018, San Francisco, CA, USA, June 24-29, 2018
2018
Closest in time.
M. K. Qureshi, “CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping,” in IEEE/ACM International Symposium on Microarchitecture - MICRO 2018
2018
Closest in time.
P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, “Spectre attacks: Exploiting speculative execution,” in IEEE Symposium on Security and Privacy (SP)
2019
Closest in time.