Fetching the paper…
Reading the bibliography…
Main memory (DRAM) consumes as much as half of the total system power in a computer today, resulting in a growing need to develop new DRAM architectures and systems that consume less power.
M. Inoue, T. Yamada, H. Kotani, H. Yamauchi, A. Fujiwara, J. Matsushima, H. Akamatsu, M. Fukumoto, M. Kubota, I. Nakao, N. Aoi, G. Fuse, S. Ogawa, S. Odanaka, A. Ueno, and H. Yamamoto, “A 16-Mbit DRAM with a Relaxed Sense-Amplifier-Pitch Open-Bit-Line Architecture,” JSSC , 1988
1988
Earlier work this paper cites.
M. R. Stan and W. P. Burleson, “Bus-Invert Coding for Low-Power I/O,” TVLSI , 1995
1995
Earlier work this paper cites.
M. R. Stan and W. P. Burleson, “Coding a Terminated Bus for Low Power,” in GLSVLSI , 1995
1995
Earlier work this paper cites.
K. P. Muller, B. Flietner, C. L. Hwang, R. L. Kleinhenz, T. Nakao, R. Ranade, Y. Tsunashima, and T. Mii, “Trench Storage Node Technology for Gigabit DRAM Generations,” in IEDM , 1996
1996
Earlier work this paper cites.
1997
Earlier work this paper cites.
T. Ohsawa, K. Kai, and K. Murakami, “Optimizing the DRAM Refresh Count for Merged DRAM/Logic LSIs,” in ISLPED , 1998
1998
Earlier work this paper cites.
P. R. Wilson, S. F. Kaplan, and Y. Smaragdakis, “The Case for Compressed Caching in Virtual Memory Systems,” in USENIX ATC , 1999
1999
Earlier work this paper cites.
D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: A Framework for Architectural-Level Power Analysis and Optimizations,” in ISCA , 2000
2000
Earlier work this paper cites.
H. S. Kim, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin, “Characterization of Memory Energy Behavior,” WWC , 2000
2000
Earlier work this paper cites.
A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis, “Power Aware Page Allocation,” in ASPLOS , 2000
2000
Earlier work this paper cites.
S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens, “Memory Access Scheduling,” in ISCA , 2000
2000
Earlier work this paper cites.
J. Yang, Y. Zhang, and R. Gupta, “Frequent Value Compression in Data Caches,” in MICRO , 2000
2000
Earlier work this paper cites.
V. De La Luz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin, “DRAM Energy Management Using Software and Hardware Directed Power Mode Control,” in HPCA , 2001
2001
Earlier work this paper cites.
X. Fan, C. S. Ellis, and A. R. Lebeck, “Memory Controller Policies for DRAM Power Management,” in ISLPED , 2001
2001
Earlier work this paper cites.
M. Kandemir, U. Sezer, and V. De La Luz, “Improving Memory Energy Using Access Pattern Classification,” in ICCAD , 2001
2001
Earlier work this paper cites.
V. De La Luz, M. Kandemir, and I. Kolcu, “Automatic Data Migration for Reducing Energy Consumption in Multi-Bank Memory Systems,” in DAC , 2002
2002
Earlier work this paper cites.
V. De La Luz, A. Sivasubramaniam, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin, “Scheduler Based DRAM Energy Management,” in DAC , 2002
2002
Earlier work this paper cites.
B. M. Beckmann and D. A. Wood, “TLC: Transmission Line Caches,” in MICRO , 2003
2003
Earlier work this paper cites.
C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. Keller, “Energy Management for Commercial Servers,” Computer , 2003
2003
Earlier work this paper cites.
A. R. Alameldeen and D. A. Wood, “Adaptive Cache Compression for High-Performance Processors,” in ISCA , 2004
2004
Earlier work this paper cites.
M. Kandemir, O. Ozturk, and M. Karakoy, “Dynamic On-Chip Memory Management for Chip Multiprocessors,” in CASES , 2004
2004
Earlier work this paper cites.
C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, “Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation,” in PLDI , 2004
2004
Earlier work this paper cites.
C. Lyuh and T. Kim, “Memory Access Scheduling and Binding Considering Energy Minimization in Multi-Bank Memory Systems,” in DAC , 2004
2004
Earlier work this paper cites.
M. Ekman and P. Stenström, “A Robust Main-Memory Compression Scheme,” in ISCA , 2005
2005
Earlier work this paper cites.
O. Ozturk and M. Kandemir, “Data Replication in Banked DRAMs for Reducing Energy Consumption,” in ISQED , 2006
2006
Earlier work this paper cites.
R. Venkatesan, S. Herr, and E. Rotenberg, “Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM,” in HPCA , 2006
2006
Earlier work this paper cites.
F. A. Ware and C. Hampel, “Improving Power and Data Efficiency with Threaded Memory Modules,” in ICCD , 2006
2006
Earlier work this paper cites.
B. Diniz, D. Guedes, J. W. Meira, and R. Bianchini, “Limiting the Power Consumption of Main Memory,” in ISCA , 2007
2007
Earlier work this paper cites.
M. Kandemir, T. Yemliha, S. W. Son, and O. Ozturk, “Memory Bank Aware Dynamic Loop Scheduling,” in DATE , 2007
2007
Earlier work this paper cites.
B. Keeth, R. J. Baker, B. Johnson, and F. Lin, DRAM Circuit Design: Fundamental and High-Speed Topics . Wiley-IEEE Press, 2007
2007
Earlier work this paper cites.
N. Aggarwal, J. F. Cantin, M. H. Lipasti, and J. E. Smith, “Power-Efficient DRAM Speculation,” in HPCA , 2008
2008
Earlier work this paper cites.
O. Mutlu and T. Moscibroda, “Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems,” in ISCA , 2008
2008
Earlier work this paper cites.
H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu, “Mini-Rank: Adaptive DRAM Architecture for Improving Memory Power Efficiency,” in MICRO , 2008
2008
Earlier work this paper cites.
A. Bakhoda, G. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, “Analyzing CUDA Workloads Using a Detailed GPU Simulator,” in ISPASS , 2009
2009
Earlier work this paper cites.
J. Dusser, T. Piquet, and A. Seznec, “Zero-Content Augmented Caches,” in ICS , 2009
2009
Earlier work this paper cites.
T. M. Hollis, “Data Bus Inversion in High-Speed Memory Applications,” TCAS II , 2009
2009
Earlier work this paper cites.
U. Holzle and L. A. Barroso, The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines . Morgan & Claypool, 2009
2009
Earlier work this paper cites.
Keysight Technologies, Inc., 34134A AC/DC DMM Current Probe: User’s Guide , https://literature.cdn.keysight.com/litweb/pdf/34134-90001.pdf , 2009
2009
Earlier work this paper cites.
C. J. Lee, V. Narasiman, O. Mutlu, and Y. N. Patt, “Improving Memory Bank-Level Parallelism in the Presence of Prefetching,” in MICRO , 2009
2009
Earlier work this paper cites.
S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi., “McPAT: An Integrated Power, Area and Timing Modeling Framework for Multicore and Manycore Architectures.” in MICRO , 2009
2009
Earlier work this paper cites.
B. Schroeder, E. Pinheiro, and W. Webe, “DRAM Errors in the Wild: A Large-Scale Field Study,” in SIGMETRICS , 2009
2009
Earlier work this paper cites.
A. N. Udipi, N. Muralimanohar, and R. Balasubramonian, “Non-Uniform Power Access in Large Caches with Low-Swing Wires,” in HiPC , 2009
2009
Earlier work this paper cites.
A. M. Amin and Z. A. Chishti, “Rank-Aware Cache Replacement and Write Buffering to Improve DRAM Energy Efficiency,” in ISLPED , 2010
2010
Earlier work this paper cites.
M. Bi, R. Duan, and C. Gniady, “Delay-Hiding Energy Management Mechanisms for DRAM,” in HPCA , 2010
2010
Earlier work this paper cites.
X. Chen, L. Yang, R. Dick, L. Shang, and H. Lekatsas, “A High-Performance Microprocessor Cache Compression Algorithm,” TVLSI , 2010
2010
Earlier work this paper cites.
E. Cooper-Balis and B. Jacob, “Fine-Grained Activation for Power Reduction in DRAM,” IEEE Micro , 2010
2010
Earlier work this paper cites.
S. Hong, “Memory Technology Trend and Future Challenges,” in IEDM , 2010
2010
Earlier work this paper cites.
Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter, “Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior,” in MICRO , 2010
2010
Earlier work this paper cites.
J. Stuecheli, D. Kaseridis, D. Daly, H. C. Hunter, and L. K. John, “The Virtual Write Queue: Coordinating DRAM and Last-Level Cache Policies,” in ISCA , 2010
2010
Earlier work this paper cites.
K. Sudan, N. Chatterjee, D. Nellans, M. Awasthi, R. Balasubramonian, and A. Davis, “Micro-Pages: Increasing DRAM Efficiency with Locality-Aware Data Placement,” in ASPLOS , 2010
2010
Earlier work this paper cites.
A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian, A. Davis, and N. P. Jouppi, “Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores,” in ISCA , 2010
2010
Earlier work this paper cites.
T. Vogelsang, “Understanding the Energy Consumption of Dynamic Random Access Memories,” in MICRO , 2010
2010
Earlier work this paper cites.
M. Ware, K. Rajamani, M. Floyd, B. Brock, J. C. Rubio, F. Rawson, and J. B. Carter, “Architecting for Power Management: The IBM POWER7 Approach,” in HPCA , 2010
2010
Cited alongside, same era.
N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, “gem5: A Multiple-ISA Full System Simulator with Detailed Memory Model,” CAN , vol. 39, June 2011
2011
Cited alongside, same era.
K. Chandrasekar, B. Akesson, and K. Goossens, “Improved Power Modelling of DDR SDRAMs,” in DSD , 2011
2011
Cited alongside, same era.
H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu, “Memory Power Management via Dynamic Voltage/Frequency Scaling,” in ICAC , 2011
2011
Cited alongside, same era.
L. Wang, J. Zhan, C. Luo, Y. Zhu, Q. Yang, Y. He, W. Gao, Z. Jia, Y. Shi, S. Zhang, C. Zheng, G. Lu, K. Zhan, X. Li, and B. Qiu, “BigDataBench: A Big Data Benchmark Suite From Internet Services,” in HPCA , 2014
2014
Later among the works it cites.
T. Zhang, K. Chen, C. Xu, G. Sun, T. Wang, and Y. Xie, “Half-DRAM: A High-Bandwidth and Low-Power DRAM Architecture from the Rethinking of Fine-Grained Activation,” in ISCA , 2014
2014
Later among the works it cites.
I. Bhati, Z. Chishti, S. Lu, and B. Jacob, “Flexible Auto-Refresh: Enabling Scalable and Energy-Efficient DRAM Refresh Reductions,” in ISCA , 2015
2015
Later among the works it cites.
Y. Cai, Y. Luo, S. Ghose, E. F. Haratsch, K. Mai, and O. Mutlu, “Read Disturb Errors in MLC NAND Flash Memory: Characterization and Mitigation,” in DSN , 2015
2015
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
2011
Cited alongside, same era.
D. Kaseridis, J. Stuechelia, and L. K. John, “Minimalist Open-Page: A DRAM Page-Mode Scheduling Policy for the Many-Core Era,” in MICRO , 2011
2011
Cited alongside, same era.
S. Liu, K. Pattabiraman, T. Moscibroda, and B. G. Zorn, “Flikker: Saving DRAM Refresh-Power Through Critical Data Partitioning,” in ASPLOS , 2011
2011
Cited alongside, same era.
A. Patel, F. Afram, S. Chen, and K. Ghose, “MARSSx86: A Full System Simulator for x86 CPUs,” in DAC , 2011
2011
Cited alongside, same era.
P. Rosenfeld, E. Cooper-Balis, and B. Jacob, “DRAMSim2: A Cycle Accurate Memory System Simulator,” CAL , 2011
2011
Cited alongside, same era.
J. Stuecheli, D. Kaseridis, D. Daly, H. C. Hunter, and L. K. John, “Coordinating DRAM and Last-Level-Cache Policies with the Virtual Write Queue,” IEEE Micro , 2011
2011
Cited alongside, same era.
D. H. Yoon, M. K. Jeong, and M. Erez, “Adaptive Granularity Memory Systems: A Tradeoff Between Storage Efficiency and Throughput,” in ISCA , 2011
2011
Cited alongside, same era.
V. Anagnostopoulou, S. Biswas, H. Saadeldeen, A. Savage, R. Bianchini, T. Yang, D. Franklin, and F. T. Chong, “Barely Alive Memory Servers: Keeping Data Active in a Low-Power State,” ACM JETC , 2012
2012
Cited alongside, same era.
2015
Later among the works it cites.
JEDEC Solid State Technology Assn., JESD209-3C: Low Power Double Data Rate 3 SDRAM (LPDDR3) Standard , 2015
2015
Later among the works it cites.
Y. Kim, “Architectural Techniques to Enhance DRAM Scaling,” Ph.D. dissertation, Carnegie Mellon Univ., 2015
2015
Later among the works it cites.
Y. Kim, W. Yang, and O. Mutlu, “Ramulator: A Fast and Extensible DRAM Simulator,” CAL , 2015
2015
Later among the works it cites.
D. Lee, L. Subramanian, R. Ausavarungnirun, J. Choi, and O. Mutlu, “Decoupled Direct Memory Access: Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM,” in PACT , 2015
2015
Later among the works it cites.
D. Lee, Y. Kim, G. Pekhimenko, S. Khan, V. Seshadri, K. Chang, and O. Mutlu, “Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case,” in HPCA , 2015
2015
Later among the works it cites.
J. Meza, Q. Wu, S. Kumar, and O. Mutlu, “Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field,” in DSN , 2015
2015
Later among the works it cites.
Micron Technology, Inc., “Calculating Memory System Power for DDR3,” Technical Note TN-41-01, 2015
2015
Later among the works it cites.
I. Paul, W. Huang, M. Arora, and S. Yalamanchili, “Harmonia: Balancing Compute and Memory Power in High-Performance GPUs,” in ISCA , 2015
2015
Later among the works it cites.
G. Pekhimenko, T. Huberty, R. Cai, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C. Mowry, “Exploiting Compressed Block Size as an Indicator of Future Reuse,” in HPCA , 2015
2015
Later among the works it cites.
M. K. Qureshi, D. H. Kim, S. Khan, P. J. Nair, and O. Mutlu, “AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems,” in DSN , 2015
2015
Later among the works it cites.
V. Sridharan, N. DeBardeleben, S. Blanchard, K. B. Ferreira, J. Stearley, J. Shalf, and S. Gurumurthi, “Memory Errors in Modern Systems: The Good, the Bad, and the Ugly,” in ASPLOS , 2015
2015
Later among the works it cites.
N. Vijaykumar, G. Pekhimenko, A. Jog, A. Bhowmick, R. Ausavarungnirun, C. Das, M. T. Kandemir, T. C. Mowry, and O. Mutlu, “A Case for Core-Assisted Bottleneck Acceleration in GPUs: Enabling Flexible Data Compression with Assist Warps,” in ISCA , 2015
2015
Later among the works it cites.
K. K. Chang, P. J. Nair, D. Lee, S. Ghose, M. K. Qureshi, and O. Mutlu, “Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,” in HPCA , 2016
2016
Later among the works it cites.
K. K. Chang, A. Kashyap, H. Hassan, S. Ghose, K. Hsieh, D. Lee, T. Li, G. Pekhimenko, S. Khan, and O. Mutlu, “Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization,” in SIGMETRICS , 2016
2016
Later among the works it cites.
R. Elmore, K. Gruchalla, C. Phillips, A. Purkayastha, and N. Wunder, “An Analysis of Application Power and Schedule Composition in a High Performance Computing Environment,” National Renewable Energy Laboratory, Tech Report NREL/TP-2C00-65392, 2016
2016
Later among the works it cites.
H. Hassan, G. Pekhimenko, N. Vijaykumar, V. Seshadri, D. Lee, O. Ergin, and O. Mutlu, “ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,” in HPCA , 2016
2016
Later among the works it cites.
M. Jung, D. M. Mathew, É. F. Zulian, C. Weis, and N. Wehn, “A New Bank Sensitive DRAMPower Model for Efficient Design Space Exploration,” in PATMOS , 2016
2016
Later among the works it cites.
S. Khan, D. Lee, and O. Mutlu, “PARBOR: An Efficient System-Level Technique to Detect Data Dependent Failures in DRAM,” in DSN , 2016
2016
Later among the works it cites.
S. Khan, C. Wilkerson, D. Lee, A. R. Alameldeen, and O. Mutlu, “A Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM,” CAL , 2016
2016
Later among the works it cites.
D. Lee, “Reducing DRAM Energy at Low Cost by Exploiting Heterogeneity,” Ph.D. dissertation, Carnegie Mellon Univ., 2016
2016
Later among the works it cites.
D. Lee, S. Ghose, G. Pekhimenko, S. Khan, and O. Mutlu, “Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost,” ACM TACO , 2016
2016
Later among the works it cites.
G. Pekhimenko, E. Bolotin, N. Vijaykumar, O. Mutlu, T. C. Mowry, and S. W. Keckler, “A Case for Toggle-Aware Compression for GPU Systems,” in HPCA , 2016
2016
Later among the works it cites.
V. Seshadri, “Simple DRAM and Virtual Memory Abstractions to Enable Highly Efficient Memory Systems,” Ph.D. dissertation, Carnegie Mellon University, 2016
2016
Later among the works it cites.
Y. Cai, S. Ghose, Y. Luo, K. Mai, O. Mutlu, and E. F. Haratsch, “Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques,” in HPCA , 2017
2017
Later among the works it cites.
Y. Cai, S. Ghose, E. F. Haratsch, Y. Luo, and O. Mutlu, “Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives,” Proceedings of the IEEE , 2017
2017
Later among the works it cites.
K. K. Chang, “Understanding and Improving the Latency of DRAM-Based Memory Systems,” Ph.D. dissertation, Carnegie Mellon Univ., 2017
2017
Later among the works it cites.
K. K. Chang, A. G. A. G. Yağlıkçı, S. Ghose, A. Agrawal, N. Chatterjee, A. Kashyap, D. Lee, M. O’Connor, H. Hassan, and O. Mutlu, “Understanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization, Analysis, and Mechanisms,” in SIGMETRICS , 2017
2017
Later among the works it cites.
N. Chatterjee, M. O’Connor, D. Lee, D. R. Johnson, M. Rhu, S. W. Kecker, and W. J. Dally, “Architecting an Energy-Efficient DRAM System for GPUs,” in HPCA , 2017
2017
Later among the works it cites.
H. Hassan, N. Vijaykumar, S. Khan, S. Ghose, K. Chang, G. Pekhimenko, D. Lee, O. Ergin, and O. Mutlu, “SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies,” in HPCA , 2017
2017
Later among the works it cites.
JEDEC Solid State Technology Assn., JESD209-4B: Low Power Double Data Rate 4 (LPDDR4) Standard , 2017
2017
Later among the works it cites.
M. Jung, D. M. Mathew, C. C. Rheinländer, C. Weis, and N. Wehn, “A Platform to Analyze DDR3 DRAM’s Power and Retention Time,” IEEE Design and Test , 2017
2017
Later among the works it cites.
Keysight Technologies, Inc., Keysight Truevolt Series Digital Multimeters: Operating and Service Guide , https://literature.cdn.keysight.com/litweb/pdf/34460-90901.pdf , 2017
2017
Later among the works it cites.
S. Khan, C. Wilkerson, Z. Wang, A. R. Alameldeen, D. Lee, and O. Mutlu, “Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content,” in MICRO , 2017
2017
Later among the works it cites.
D. Lee, S. Khan, L. Subramanian, S. Ghose, R. Ausavarungnirun, G. Pekhimenko, V. Seshadri, and O. Mutlu, “Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms,” in SIGMETRICS , 2017
2017
Later among the works it cites.
D. M. Mathew, Éder F. Zulian, S. Kannoth, M. Jung, C. Weis, and N. Wehn, “A Bank-Wise DRAM Power Model for System Simulations,” RAPIDO , 2017
2017
Later among the works it cites.
O. Mutlu, “The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser,” in DATE , 2017
2017
Later among the works it cites.
M. Patel, J. Kim, and O. Mutlu, “The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions,” in ISCA , 2017
2017
Later among the works it cites.
V. Seshadri, D. Lee, T. Mullins, H. Hassan, A. Boroumand, J. Kim, M. A. Kozuch, O. Mutlu, P. B. Gibbons, and T. C. Mowry, “Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology,” in MICRO , 2017
2017
Later among the works it cites.
V. Seshadri and O. Mutlu, “Simple Operations in Memory to Reduce Data Movement,” in Advances in Computers, Volume 106 , 2017
2017
Later among the works it cites.
Xilinx, Inc., “MIG 7 Series and Virtex-6 DDR2/DDR3 Solution Center - Design Assistant - Memory Controller Efficiency and Possible Improvements,” https://www.xilinx.com/support/answers/36719.html , 2017
2017
Later among the works it cites.
Y. Cai, S. Ghose, E. F. Haratsch, Y. Luo, and O. Mutlu, “Reliability Issues in Flash-Memory-Based Solid-State Drives: Experimental Analysis, Mitigation, Recovery,” in Inside Solid State Drives (SSDs) , 2nd ed. Springer Nature, 2018
2018
Closest in time.
J. Kim, M. Patel, H. Hassan, and O. Mutlu, “The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency–Reliability Tradeoff in Modern DRAM Devices,” in HPCA , 2018
2018
Closest in time.
Y. Luo, S. Ghose, Y. Cai, E. F. Haratsch, and O. Mutlu, “HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness,” in HPCA , 2018
2018
Closest in time.
Y. Luo, S. Ghose, Y. Cai, E. F. Haratsch, and O. Mutlu, “Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation,” in SIGMETRICS , 2018
2018
Closest in time.
D. M. Mathew, M. Schultheis, C. C. Rheinländer, C. Sudarshan, C. Weis, N. Wehn, and M. Jung, “An Analysis on Retention Error Behavior and Power Consumption of Recent DDR4 DRAMs,” in DATE , 2018
2018
Closest in time.
Micron Technology, Inc., “DDR4 Point-to-Point Design Guide,” Technical Note TN-40-40, 2018
2018
Closest in time.