Fetching the paper…
Reading the bibliography…
This paper presents SgxPectre Attacks that exploit the recently disclosed CPU bugs to subvert the confidentiality and integrity of SGX enclaves.
Symbolic Execution and Program Testing
James C. King. 1976 · 1976
Earlier work this paper cites.
Method and apparatus for implementing a speculative return stack buffer
Intel. 1999 · 1999
Earlier work this paper cites.
Method and apparatus for predicting target addresses for return from subroutine instructions utilizing a return address cache
Intel. 2001a · 2001
Earlier work this paper cites.
Return address predictor that uses branch instructions to track a last valid return address
Intel. 2001b · 2001
Earlier work this paper cites.
System and method of maintaining and utilizing multiple return stack buffers
Intel. 2002 · 2002
Earlier work this paper cites.
Return register stack target predictor
Intel. 2003 · 2003
Earlier work this paper cites.
The AMD Opteron processor for multiprocessor servers
C. N. Keltcher, K. J. McGrath, A. Ahmed, and P. Conway. 2003 · 2003
Earlier work this paper cites.
The program counter security model: automatic detection and removal of control-flow side channel attacks. In 8th international conference on Information Security and Cryptology
David Molnar, Matt Piotrowski, David Schultz, and David Wagner. 2005 · 2005
Earlier work this paper cites.
Cache missing for fun and profit. In 2005 BSDCan
Colin Percival. 2005 · 2005
Earlier work this paper cites.
Cache attacks and countermeasures: the case of AES. In 6th Cryptographers’ track at the RSA conference on Topics in Cryptology
Dag Arne Osvik, Adi Shamir, and Eran Tromer. 2006 · 2006
Earlier work this paper cites.
Covert and Side Channels Due to Processor Architecture. In 22nd Annual Computer Security Applications Conference
Zhenghong Wang and Ruby B. Lee. 2006 · 2006
Earlier work this paper cites.
Yet another MicroArchitectural Attack: exploiting I-Cache. In 2007 ACM workshop on Computer security architecture
Onur Aciiçmez. 2007 · 2007
Earlier work this paper cites.
Advances on access-driven cache attacks on AES. In 13th international conference on Selected areas in cryptography
Michael Neve and Jean-Pierre Seifert. 2007 · 2007
Earlier work this paper cites.
The Geometry of Innocent Flesh on the Bone: Return-into-libc without Function Calls (on the x86). In 14th ACM Conference on Computer and Communications Security
Hovav Shacham. 2007 · 2007
Earlier work this paper cites.
New cache designs for thwarting software cache-based side channel attacks. In 34th annual international symposium on Computer architecture
Zhenghong Wang and Ruby B. Lee. 2007 · 2007
Earlier work this paper cites.
Practical Mitigations for Timing-Based Side-Channel Attacks on Modern x86 Processors. In 30th IEEE Symposium on Security and Privacy
B. Coppens, I. Verbauwhede, K. De Bosschere, and B. De Sutter. 2009 · 2009
Earlier work this paper cites.
Efficient Cache Attacks on AES, and Countermeasures
Eran Tromer, Dag Arne Osvik, and Adi Shamir. 2010 · 2010
Earlier work this paper cites.
Cache games – Bringing access-based cache attacks on AES to practice. In 32nd IEEE Symposium on Security and Privacy
D. Gullasch, E. Bangerter, and S. Krenn. 2011 · 2011
Earlier work this paper cites.
Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks
Leonid Domnitser, Aamer Jaleel, Jason Loew, Nael Abu-Ghazaleh, and Dmitry Ponomarev. 2012 · 2012
Earlier work this paper cites.
STEALTHMEM: system-level protection against cache-based side channel attacks in the cloud. In 21st USENIX Security Symposium
T. Kim, M. Peinado, and G. Mainar-Ruiz. 2012 · 2012
Earlier work this paper cites.
TimeWarp: rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks. In 39th Annual International Symposium on Computer Architecture
Robert Martin, John Demme, and Simha Sethumadhavan. 2012 · 2012
Earlier work this paper cites.
Cross-VM Side Channels and Their Use to Extract Private Keys. In ACM Conference on Computer and Communications Security
Yinqian Zhang, Ari Juels, Michael K. Reiter, and Thomas Ristenpart. 2012 · 2012
Earlier work this paper cites.
Innovative Technology for CPU Based Attestation and Sealing. In 2nd International Workshop on Hardware and Architectural Support for Security and Privacy
Ittai Anati, Shay Gueron, Simon P Johnson, and Vincent R Scarlata. 2013 · 2013
Earlier work this paper cites.
CacheAudit: A tool for the static analysis of cache side channels. In 22st USENIX Security Symposium
G. Doychev, D. Feld, B. Köpf, and L. Mauborgne. 2013 · 2013
Earlier work this paper cites.
Using Innovative Instructions to Create Trustworthy Software Solutions. In 2nd International Workshop on Hardware and Architectural Support for Security and Privacy
Matthew Hoekstra, Reshma Lal, Pradeep Pappachan, Vinay Phegade, and Juan Del Cuvillo. 2013 · 2013
Earlier work this paper cites.
Innovative Instructions and Software Model for Isolated Execution. In 2nd International Workshop on Hardware and Architectural Support for Security and Privacy
Frank McKeen, Ilya Alexandrovich, Alex Berenzon, Carlos Rozas, Hisham Shafi, Vedvyas Shanbhogue, and Uday Savagaonkar. 2013 · 2013
Earlier work this paper cites.
Wait a minute! A fast, Cross-VM attack on AES. In Cryptology ePrint Archive
Gorka Irazoqui Apecechea, Mehmet Sinan Inci, Thomas Eisenbarth, and Berk Sunar. 2014 · 2014
Earlier work this paper cites.
"Ooh Aah… Just a Little Bit": A small amount of side channel can go a long way. In Cryptology ePrint Archive
Naomi Benger, Joop van de Pol, Nigel P. Smart, and Yuval Yarom. 2014 · 2014
Earlier work this paper cites.
Random Fill Cache Architecture. In 47th IEEE/ACM Symposium on Microarchitecture
Fangfei Liu and Ruby B. Lee. 2014 · 2014
Earlier work this paper cites.
Scheduler-based Defenses against Cross-VM Side-channels. In 23th USENIX Security Symposium
V. Varadarajan, T. Ristenpart, and M. Swift. 2014 · 2014
Cited alongside, same era.
Recovering OpenSSL ECDSA Nonces Using the FLUSH+RELOAD Cache Side-channel Attack. In Cryptology ePrint Archive
Yuval Yarom and Naomi Benger. 2014 · 2014
Cited alongside, same era.
FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack. In 23rd USENIX Security Symposium
Y. Yarom and K. E. Falkner. 2014 · 2014
Cited alongside, same era.
Cross-Tenant Side-Channel attacks in PaaS clouds. In ACM Conference on Computer and Communications Security
Yinqian Zhang, Ari Juels, Michael K. Reiter, and Thomas Ristenpart. 2014 · 2014
Cited alongside, same era.
Shielding applications from an untrusted cloud with Haven
A. Baumann, M. Peinado, and G. Hunt. 2015 · 2015
Cited alongside, same era.
Cache Attacks on Intel SGX. In EUROSEC
Johannes Götzfried, Moritz Eckert, Sebastian Schinzel, and Tilo Müller. 2017 · 2017
Later among the works it cites.
High-Resolution Side Channels for Untrusted Operating Systems. In USENIX Annual Technical Conference 17
Marcus Hähnel, Weidong Cui, and Marcus Peinado. 2017 · 2017
Later among the works it cites.
Intel 64 and IA-32 Architectures Software Developer’s Manual, Combined Volumes:1,2A,2B,2C,3A,3B,3C and 3D
Intel. 2017a · 2017
Later among the works it cites.
Intel Software Guard Extensions Developer Guide
Intel. 2017b · 2017
Later among the works it cites.
SGXBOUNDS: Memory Safety for Shielded Execution. In 12th European Conference on Computer Systems
Dmitrii Kuvaiskii, Oleksii Oleksenko, Sergei Arnautov, Bohdan Trach, Pramod Bhatotia, Pascal Felber, and Christof Fetzer. 2017 · 2017
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Thwarting cache side-channel attacks through dynamic software diversity. In ISOC Network and Distributed System Security Symposium
S. Crane, A. Homescu, S. Brunthaler, P. Larsen, and M. Franz. 2015 · 2015
Cited alongside, same era.
S$A: A shared cache attack that works across cores and defies VM sandboxing—and its application to AES. In 36th IEEE Symposium on Security and Privacy
G. Irazoqui, T. Eisenbarth, and B. Sunar. 2015 · 2015
Cited alongside, same era.
Last-level cache side-channel attacks are practical. In 36th IEEE Symposium on Security and Privacy
F. Liu, Y. Yarom, Q. Ge, G. Heiser, and R. B. Lee. 2015 · 2015
Cited alongside, same era.
Raccoon: Closing Digital Side-Channels through Obfuscated Execution. In 24th USENIX Security Symposium
Ashay Rane, Calvin Lin, and Mohit Tiwari. 2015 · 2015
Cited alongside, same era.
VC3: Trustworthy Data Analytics in the Cloud Using SGX. In 36th IEEE Symposium on Security and Privacy
F. Schuster, M. Costa, C. Fournet, C. Gkantsidis, M. Peinado, G. Mainar-Ruiz, and M. Russinovich. 2015 · 2015
Cited alongside, same era.
Controlled-channel attacks: Deterministic side channels for untrusted operating systems. In Security and Privacy (SP), 2015 IEEE Symposium on
Yuanzhong Xu, Weidong Cui, and Marcus Peinado. 2015 · 2015
Cited alongside, same era.
SCONE: Secure Linux Containers with Intel SGX. In 12th USENIX Symposium on Operating Systems Design and Implementation
Sergei Arnautov, Bohdan Trach, Franz Gregor, Thomas Knauth, Andre Martin, Christian Priebe, Joshua Lind, Divya Muthukumaran, Dan O’Keeffe, Mark L. Stillwell, David Goltzsche, Dave Eyers, Rüdiger Kapitza, Peter Pietzuch, and Christof Fetzer. 2016 · 2016
Cited alongside, same era.
Sangho Lee, Ming-Wei Shih, Prasun Gera, Taesoo Kim, Hyesoon Kim, and Marcus Peinado. 2017 · 2017
Later among the works it cites.
ROTE: Rollback Protection for Trusted Execution
Sinisa Matetic, Kari Kostiainen, Aritra Dhar, David Sommer, Mansoor Ahmed, Arthur Gervais, Ari Juels, and Srdjan Capkun. 2017 · 2017
Later among the works it cites.
Introducing Azure confidential computing
Mark Russinovich. 2017 · 2017
Later among the works it cites.
Malware Guard Extension: Using SGX to Conceal Cache Attacks
Michael Schwarz, Samuel Weiser, Daniel Gruss, Clémentine Maurice, and Stefan Mangard. 2017 · 2017
Later among the works it cites.
SGX-Shield: Enabling Address Space Layout Randomization for SGX Programs. In The Network and Distributed System Security Symposium
Jaebaek Seo, Byoungyoung Lee, Seongmin Kim, Ming-Wei Shih, Insik Shin, Dongsu Han, and Taesoo Kim. 2017 · 2017
Later among the works it cites.
T-SGX: Eradicating controlled-channel attacks against enclave programs. In Proceedings of the 2017 Annual Network and Distributed System Security Symposium (NDSS), San Diego, CA
Ming-Wei Shih, Sangho Lee, Taesoo Kim, and Marcus Peinado. 2017 · 2017
Later among the works it cites.
Panoply: Low-TCB Linux Applications With SGX Enclaves. In The Network and Distributed System Security Symposium
Shweta Shinde, Dat Le Tien, Shruti Tople, and Prateek Saxena. 2017 · 2017
Later among the works it cites.
The Circle Game: Scalable Private Membership Test Using Trusted Hardware. In ACM on Asia Conference on Computer and Communications Security
Sandeep Tamrakar, Jian Liu, Andrew Paverd, Jan-Erik Ekberg, Benny Pinkas, and N. Asokan. 2017 · 2017
Later among the works it cites.
SGXCrypter: IP protection for portable executables using Intel’s SGX technology. In 22nd Asia and South Pacific Design Automation Conference
D. Tychalas, N. G. Tsoutsos, and M. Maniatakos. 2017 · 2017
Later among the works it cites.
Leaky Cauldron on the Dark Land: Understanding Memory Side-Channel Hazards in SGX. In Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security
Wenhao Wang, Guoxing Chen, Xiaorui Pan, Yinqian Zhang, XiaoFeng Wang, Vincent Bindschaedler, Haixu Tang, and Carl A Gunter. 2017a · 2017
Later among the works it cites.
SGXIO: Generic Trusted I/O Path for Intel SGX
Samuel Weiser and Mario Werner. 2017 · 2017
Later among the works it cites.
Opaque: An Oblivious and Encrypted Distributed Analytics Platform. In 14th USENIX Symposium on Networked Systems Design and Implementation
Wenting Zheng, Ankur Dave, Jethro G. Beekman, Raluca Ada Popa, Joseph E. Gonzalez, and Ion Stoica. 2017 · 2017
Later among the works it cites.
Retpoline patch for LLVM
Chandler Carruth. 2018 · 2018
Closest in time.
Reading privileged memory with a side-channel
Jann Horn. 2018 · 2018
Closest in time.
Attestation Service for Intel Software Guard Extensions (Intel SGX): API Documentation
Intel. 2018a · 2018
Closest in time.
Intel Analysis of Speculative Execution Side Channels
Intel. 2018b · 2018
Closest in time.
Intel Developer Zone: Forums
Intel. 2018c · 2018
Closest in time.
Intel SGX SDK
Intel. 2018d · 2018
Closest in time.
Speculative Execution Side Channel Mitigations
Intel. 2018e · 2018
Closest in time.
Spectre Attacks: Exploiting Speculative Execution
Paul Kocher, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2018 · 2018
Closest in time.
Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018 · 2018
Closest in time.
Retpoline: a software construct for preventing branch-target-injection
Paul Turner. 2018 · 2018
Closest in time.
Retpoline patch for GCC
David Woodhouse. 2018 · 2018
Closest in time.