TeLLMe: An Energy-Efficient Ternary LLM Accelerator for Prefilling and Decoding on Edge FPGAs

T. Brown, B. Mann, N. Ryder, M. Subbiah, J. D. Kaplan, P. Dhariwal, A. Neelakantan, P. Shyam, G. Sastry, A. Askell et al. , “Language models are few-shot learners,” Advances in neural information processing systems , vol. 33, pp. 1877–1901, 2020

2020

Earlier work this paper cites.

Y. Qiao, M. Alnemari, and N. Bagherzadeh, “A two-stage efficient 3-d cnn framework for eeg based emotion recognition,” in 2022 IEEE International Conference on Industrial Technology (ICIT) . IEEE, 2022, pp. 1–8

2022

Earlier work this paper cites.

T. Dao, D. Y. Fu, S. Ermon, A. Rudra, and C. Ré, “Flashattention: Fast and memory-efficient exact attention with io-awareness,” 2022. [Online]. Available: https://arxiv.org/abs/2205.14135

Original

2022

Earlier work this paper cites.

H. Touvron, T. Lavril, G. Izacard, X. Martinet, M.-A. Lachaux, T. Lacroix, B. Rozière, N. Goyal, E. Hambro, F. Azhar et al. , “Llama: Open and efficient foundation language models,” arXiv preprint arXiv:2302.13971 , 2023

Original

2023

Earlier work this paper cites.

A. Ding, Y. Qiao, and N. Bagherzadeh, “Bnn an ideal architecture for acceleration with resistive in memory computation,” IEEE Transactions on Emerging Topics in Computing , vol. 11, no. 2, pp. 281–291, 2023

2023

Earlier work this paper cites.

H. Wang, S. Ma, L. Dong, and et al., “Bitnet: Scaling 1-bit transformers for large language models,” arXiv preprint arXiv:2310.11453 , 2023

Original

2023

Earlier work this paper cites.

J. Chee, Y. Cai, V. Kuleshov, and C. De Sa, “Quip: 2-bit quantization of large language models with guarantees,” arXiv preprint arXiv:2307.13304 , 2023

Original

2023

Earlier work this paper cites.

R. Sarkar, H. Liang, Z. Fan, Z. Wang, and C. Hao, “Edge-moe: Memory-efficient multi-task vision transformer architecture with task-level sparsity via mixture-of-experts,” in IEEE/ACM International Conference on Computer-Aided Design (ICCAD) , 2023, pp. 1–9

2023

Cited alongside, same era.

S. Ma, H. Wang, L. Ma, and et al., “The era of 1-bit llms: All large language models are in 1.58 bits,” arXiv preprint arXiv:2402.17764 , 2024

Original

2024

Cited alongside, same era.

H. Chen, J. Zhang, Y. Du, S. Xiang, Z. Yue, N. Zhang, Y. Cai, and Z. Zhang, “Understanding the potential of fpga-based spatial acceleration for large language model inference,” ACM Transactions on Reconfigurable Technology and Systems , vol. 18, no. 1, pp. 1–29, 2024

2024

Cited alongside, same era.

L. Ma, M. Sun, and Z. Shen, “Fbi-llm: Scaling up fully binarized llms from scratch via autoregressive distillation,” arXiv preprint arXiv:2407.07093 , 2024

Original

2024

H. Xu, Y. Li, and S. Ji, “Llamaf: An efficient llama2 architecture accelerator on embedded fpgas,” arXiv preprint arXiv:2409.11424 , 2024

Original

2024

Later among the works it cites.

D. Gerlinghoff, B. Choong, R. Goh, W.-F. Wong, and T. Luo, “Table-lookup mac: Scalable processing of quantised neural networks in fpga soft logic,” 04 2024, pp. 235–245

2024

Later among the works it cites.

AMD, “Uram storage bind,” 2024. [Online]. Available: https://docs.amd.com/r/2024.2-English/ug1399-vitis-hls/pragma-HLS-bind_storage

2024

Later among the works it cites.

D. Guo, D. Yang, H. Zhang, J. Song, R. Zhang, R. Xu, Q. Zhu, S. Ma, P. Wang, X. Bi et al. , “Deepseek-r1: Incentivizing reasoning capability in llms via reinforcement learning,” arXiv preprint arXiv:2501.12948 , 2025

Original

2025

Closest in time.

D. Guo, D. Yang, H. Zhang, and et al., “Deepseek-r1: Incentivizing reasoning capability in llms via reinforcement learning,” arXiv preprint arXiv:2501.12948 , 2025