Fetching the paper…
Reading the bibliography…
System Verilog Assertion (SVA) formulation -- a critical yet complex task is a prerequisite in the Assertion Based Verification (ABV) process.
P. Dasgupta, A roadmap for formal property verification . Springer, 2006
2006
Earlier work this paper cites.
H. Foster, “Part 1: The 2020 wilson research group functional verification study,” Feb 2021. [Online]. Available: https://tinyurl.com/verification-foster-group
2021
Earlier work this paper cites.
2021
Earlier work this paper cites.
C. S. Xia, “Less training, more repairing please: revisiting automated program repair via zero-shot learning,” in Proceedings of ACM Joint European Software Engineering Conference and Symposium on Foundations of Software Engineering , 2022
2022
Earlier work this paper cites.
M. Orenes-Vera, “Using llms to facilitate formal verification of rtl,” 2023
2023
Cited alongside, same era.
R. Kande et al. , “Llm-assisted generation of hardware assertions,” 2023
2023
Cited alongside, same era.
OpenTitan, “OpenTitan Repository,” https://opentitan.org/ , Visited: 2023
2023
Cited alongside, same era.
2023
Later among the works it cites.
H. Witharana et al. , “Automated generation of security assertions for rtl models,” ACM Journal on Emerging Technologies in Computing Systems , vol. 19, no. 1, pp. 1–27, 2023
2023
Later among the works it cites.
OpenAI, “Gpt-4 technical report,” 2023
2023
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…