Fetching the paper…
Reading the bibliography…
Differentiable rendering is a technique used in an important emerging class of visual computing applications that involves representing a 3D scene as a model that is trained from 2D images using gradient descent.
Gottlieb, Grishman, Kruskal, McAuliffe, Rudolph, and Snir, “The nyu ultracomputer—designing an mimd shared memory parallel computer,” IEEE Transactions on computers , vol. 100, no. 2, pp. 175–189, 1983
1983
Earlier work this paper cites.
E. Angel, Interactive Computer Graphics: A top-down approach with OpenGL . Addison-Wesley Longman Publishing Co., Inc., 1996
1996
Earlier work this paper cites.
S. L. Scott, “Synchronization and communication in the t3e multiprocessor,” in Proceedings of the seventh international conference on Architectural support for programming languages and operating systems , 1996, pp. 26–36
1996
Earlier work this paper cites.
C. M. Wittenbrink, E. Kilgariff, and A. Prabhu, “Fermi gf100 gpu architecture,” IEEE Micro , vol. 31, no. 2, pp. 50–59, 2011
2011
Earlier work this paper cites.
K. Crane, U. Pinkall, and P. Schröder, “Robust fairing via conformal curvature flow,” ACM Transactions on Graphics (TOG) , vol. 32, no. 4, pp. 1–10, 2013
2013
Earlier work this paper cites.
I. Singh, A. Shriraman, W. W. Fung, M. O’Connor, and T. M. Aamodt, “Cache coherence for gpu architectures,” in 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) . IEEE, 2013, pp. 578–590
2013
Earlier work this paper cites.
S. Franey and M. Lipasti, “Accelerating atomic operations on gpgpus,” in 2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS) . IEEE, 2013, pp. 1–8
2013
Earlier work this paper cites.
I. J. Egielski, J. Huang, and E. Z. Zhang, “Massive atomics for massive parallelism on gpus,” ACM SIGPLAN Notices , vol. 49, no. 11, pp. 93–103, 2014
2014
Earlier work this paper cites.
M. D. Sinclair, J. Alsop, and S. V. Adve, “Efficient gpu synchronization without scopes: Saying no to complex consistency models,” in Proceedings of the 48th International Symposium on Microarchitecture , 2015, pp. 647–659
2015
Earlier work this paper cites.
G. Zhang, W. Horn, and D. Sanchez, “Exploiting commutativity to reduce the cost of updates to shared data in cache-coherent systems,” in Proceedings of the 48th International Symposium on Microarchitecture , 2015, pp. 13–25
2015
Earlier work this paper cites.
J. Alsop, M. S. Orr, B. M. Beckmann, and D. A. Wood, “Lazy release consistency for gpus,” in 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) . IEEE, 2016, pp. 1–14
2016
Earlier work this paper cites.
J. Ahn, S. Yoo, and K. Choi, “Aim: Energy-efficient aggregation inside the memory hierarchy,” ACM Transactions on Architecture and Code Optimization (TACO) , vol. 13, no. 4, pp. 1–24, 2016
2016
Earlier work this paper cites.
A. Knapitsch, J. Park, Q.-Y. Zhou, and V. Koltun, “Tanks and temples: Benchmarking large-scale scene reconstruction,” ACM Transactions on Graphics (ToG) , vol. 36, no. 4, pp. 1–13, 2017
2017
Earlier work this paper cites.
X. Ren and M. Lis, “Efficient sequential consistency in gpus via relativistic cache coherence,” in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) . IEEE, 2017, pp. 625–636
2017
Earlier work this paper cites.
2017
Earlier work this paper cites.
Y. He, K. Fatahalian, and T. Foley, “Slang: language mechanisms for extensible real-time shading systems,” ACM Transactions on Graphics (TOG) , vol. 37, no. 4, pp. 1–13, 2018
2018
Earlier work this paper cites.
T. M. Aamodt, W. W. L. Fung, T. G. Rogers, and M. Martonosi, General-purpose graphics processor architectures . Springer, 2018
2018
Earlier work this paper cites.
A. Tabbakh, X. Qian, and M. Annavaram, “G-tsc: Timestamp based coherence for gpus,” in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) . IEEE, 2018, pp. 403–415
2018
Earlier work this paper cites.
M. Nimier-David, D. Vicini, T. Zeltner, and W. Jakob, “Mitsuba 2: A retargetable forward and inverse renderer,” ACM Transactions on Graphics (TOG) , vol. 38, no. 6, pp. 1–17, 2019
2019
Earlier work this paper cites.
A. Mukkara, N. Beckmann, and D. Sanchez, “Phi: Architectural support for synchronization-and bandwidth-efficient commutative scatter updates,” in Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture , 2019, pp. 1009–1022
2019
Earlier work this paper cites.
S. G. De Gonzalo, S. Huang, J. Gómez-Luna, S. Hammond, O. Mutlu, and W.-m. Hwu, “Automatic generation of warp-level primitives and atomic instructions for fast and portable parallel reduction on gpus,” in 2019 IEEE/ACM International Symposium on Code Generation and Optimization (CGO) , 2019, pp. 73–84
2019
Earlier work this paper cites.
A. Tewari, O. Fried, J. Thies, V. Sitzmann, S. Lombardi, K. Sunkavalli, R. Martin-Brualla, T. Simon, J. Saragih, M. Nießner et al. , “State of the art on neural rendering,” in Computer Graphics Forum , vol. 39, no. 2. Wiley Online Library, 2020, pp. 701–727
2020
Earlier work this paper cites.
L. Liu, J. Gu, K. Zaw Lin, T.-S. Chua, and C. Theobalt, “Neural sparse voxel fields,” Advances in Neural Information Processing Systems , vol. 33, pp. 15 651–15 663, 2020
2020
Earlier work this paper cites.
S. Laine, J. Hellsten, T. Karras, Y. Seol, J. Lehtinen, and T. Aila, “Modular primitives for high-performance differentiable rendering,” ACM Transactions on Graphics , vol. 39, no. 6, 2020
2020
Earlier work this paper cites.
2020
Earlier work this paper cites.
2020
Cited alongside, same era.
B. Klenk, N. Jiang, G. Thorson, and L. Dennison, “An in-network architecture for accelerating shared-memory multiprocessor collectives,” in 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) . IEEE, 2020, pp. 996–1009
2020
Cited alongside, same era.
Y. H. Chou, C. Ng, S. Cattell, J. Intan, M. D. Sinclair, J. Devietti, T. G. Rogers, and T. M. Aamodt, “Deterministic atomic buffering,” in 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) . IEEE, 2020, pp. 981–995
2020
Cited alongside, same era.
V. Dimić, M. Moretó, M. Casas, J. Ciesko, and M. Valero, “Rich: implementing reductions in the cache hierarchy,” in Proceedings of the 34th ACM International Conference on Supercomputing , 2020, pp. 1–13
2020
2023
Closest in time.
S. Bangaru, L. Wu, T.-M. Li, J. Munkberg, G. Bernstein, J. Ragan-Kelley, F. Durand, A. Lefohn, and Y. He, “Slang.d: Fast, modular and differentiable shader programming,” ACM Transactions on Graphics (SIGGRAPH Asia) , vol. 42, no. 6, pp. 1–28, December 2023
2023
Closest in time.
J. Lee, K. Choi, J. Lee, S. Lee, J. Whangbo, and J. Sim, “Neurex: A case for neural rendering acceleration,” in Proceedings of the 50th Annual International Symposium on Computer Architecture , 2023, pp. 1–13
2023
Closest in time.
S. Li, C. Li, W. Zhu, B. Yu, Y. Zhao, C. Wan, H. You, H. Shi, and Y. Lin, “Instant-3d: Instant neural radiance field training towards on-device ar/vr 3d reconstruction,” in Proceedings of the 50th Annual International Symposium on Computer Architecture , 2023, pp. 1–13
2023
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Cited alongside, same era.
B. Mildenhall, P. P. Srinivasan, M. Tancik, J. T. Barron, R. Ramamoorthi, and R. Ng, “Nerf: Representing scenes as neural radiance fields for view synthesis,” Communications of the ACM , vol. 65, no. 1, pp. 99–106, 2021
2021
Cited alongside, same era.
J. T. Barron, B. Mildenhall, M. Tancik, P. Hedman, R. Martin-Brualla, and P. P. Srinivasan, “Mip-nerf: A multiscale representation for anti-aliasing neural radiance fields,” in Proceedings of the IEEE/CVF International Conference on Computer Vision , 2021, pp. 5855–5864
2021
Cited alongside, same era.
S. J. Garbin, M. Kowalski, M. Johnson, J. Shotton, and J. Valentin, “Fastnerf: High-fidelity neural rendering at 200fps,” in Proceedings of the IEEE/CVF International Conference on Computer Vision , 2021, pp. 14 346–14 355
2021
Cited alongside, same era.
P. Hedman, P. P. Srinivasan, B. Mildenhall, J. T. Barron, and P. Debevec, “Baking neural radiance fields for real-time view synthesis,” in Proceedings of the IEEE/CVF International Conference on Computer Vision , 2021, pp. 5875–5884
2021
Cited alongside, same era.
A. Yu, R. Li, M. Tancik, H. Li, R. Ng, and A. Kanazawa, “Plenoctrees for real-time rendering of neural radiance fields,” in Proceedings of the IEEE/CVF International Conference on Computer Vision , 2021, pp. 5752–5761
2021
Cited alongside, same era.
T. Neff, P. Stadlbauer, M. Parger, A. Kurz, J. H. Mueller, C. R. A. Chaitanya, A. Kaplanyan, and M. Steinberger, “Donerf: Towards real-time rendering of compact neural radiance fields using depth oracle networks,” in Computer Graphics Forum , vol. 40, no. 4. Wiley Online Library, 2021, pp. 45–59
2021
Cited alongside, same era.
C. Reiser, S. Peng, Y. Liao, and A. Geiger, “Kilonerf: Speeding up neural radiance fields with thousands of tiny mlps,” in Proceedings of the IEEE/CVF International Conference on Computer Vision , 2021, pp. 14 335–14 345
2021
Cited alongside, same era.
C. Lassner and M. Zollhofer, “Pulsar: Efficient sphere-based neural rendering,” in Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition , 2021, pp. 1440–1449
2021
Cited alongside, same era.
Closest in time.
S. Xinkai, Y. Wen, X. Hu, T. Liu, H. Zhou, H. Han, T. Zhi, Z. Du, L. Wei, R. Zhang, C. Zhang, L. Gao, Q. Guo, and T. Chen, “Artist: A fully fused accelerator for real-time learning of neural scene representation,” in Proceedings of the 56th International Symposium on Microarchitecture , 2023, pp. 1–13
2023
Closest in time.
M. H. Mubarik, R. Kanungo, T. Zirr, and R. Kumar, “Hardware acceleration of neural graphics,” in Proceedings of the 50th Annual International Symposium on Computer Architecture , 2023, pp. 1–12
2023
Closest in time.
2023
Closest in time.
2023
Closest in time.
2023
Closest in time.
2023
Closest in time.
2023
Closest in time.
2023
Closest in time.
2023
Closest in time.
L. Keselman, “Gaussian representations for differentiable rendering and optimization,” Ph.D. dissertation, Carnegie Mellon University, 2023
2023
Closest in time.
“Nvidia cub library,” https://images.nvidia.com/content/volta-architecture/pdf/volta-architecture-whitepaper.pdf , accessed: 2023-11-19
2023
Closest in time.
“Nvidia cub library,” https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model , accessed: 2023-11-19
2023
Closest in time.
“Nvidia cccl library,” https://images.nvidia.com/aem-dam/en-zz/Solutions/geforce/ampere/pdf/NVIDIA-ampere-GA102-GPU-Architecture-Whitepaper-V1.pdf , accessed: 2023-11-19
2023
Closest in time.
“Nvidia cccl library,” https://github.com/NVIDIA/nccl , accessed: 2023-11-19
2023
Closest in time.
“Nvidia cub library,” https://nvlabs.github.io/cub/ , accessed: 2023-11-19
2023
Closest in time.
“Nvidia nsight compute,” https://developer.nvidia.com/nsight-compute , accessed: 2023-11-20
2023
Closest in time.
Z. Chen, T. Funkhouser, P. Hedman, and A. Tagliasacchi, “Mobilenerf: Exploiting the polygon rasterization pipeline for efficient neural field rendering on mobile architectures,” in Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition , 2023, pp. 16 569–16 578
2023
Closest in time.
2023
Closest in time.
Y. Fu, Z. Ye, J. Yuan, S. Zhang, S. Li, H. You, and Y. Lin, “Gen-nerf: Efficient and generalizable neural radiance fields via algorithm-hardware co-design,” in Proceedings of the 50th Annual International Symposium on Computer Architecture , 2023, pp. 1–12
2023
Closest in time.
“Nvidia cub library,” https://developer.nvidia.com/blog/faster-parallel-reductions-kepler/ , accessed: 2023-11-19
2023
Closest in time.