Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis

Coverage directed test generation for functional verification using bayesian networks

Shai Fine and Avi Ziv · 2003

Earlier work this paper cites.

Novel test detection to improve simulation efficiency: A commercial experiment

Wen Chen et al · 2012

Earlier work this paper cites.

Pade: A high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning

Samuel Ward, Duo Ding, and David Z Pan · 2012

Earlier work this paper cites.

Asap7 predictive design kit development and cell design technology co-optimization

Vinay Vashishtha, Manoj Vangala, and Lawrence T Clark · 2017

Earlier work this paper cites.

Deep learning for logic optimization algorithms

Winston Haaswijk et al · 2018

Earlier work this paper cites.

Hfmv: Hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits

Hanbin Hu et al · 2018

Earlier work this paper cites.

Machine-learning based congestion estimation for modern fpgas

Dani Maarouf et al · 2018

Earlier work this paper cites.

Accelerating coverage directed test generation for functional verification: A neural network-based framework

Fanchao Wang et al · 2018

Earlier work this paper cites.

Improving test chip design efficiency via machine learning

Zeye Liu et al · 2019

Cited alongside, same era.

Language models are unsupervised multitask learners

Alec Radford et al · 2019

Cited alongside, same era.

Language models are few-shot learners

Tom Brown et al · 2020

Cited alongside, same era.

Drills: Deep reinforcement learning for logic synthesis

Abdelrahman Hosny et al · 2020

Cited alongside, same era.

Drc hotspot prediction at sub-10nm process nodes using customized convolutional network

Rongjian Liang et al · 2020

Cited alongside, same era.

True few-shot learning with language models

Ethan Perez et al · 2021

Cited alongside, same era.

Chip-chat: Challenges and opportunities in conversational hardware design

Original

Jason Blocklove, Siddharth Garg, Ramesh Karri, and Hammond Pearce · 2023

Closest in time.

Chipgpt: How far are we from natural language hardware design, 2023

Kaiyan Chang et al · 2023

Closest in time.

Why can gpt learn in-context? language models implicitly perform gradient descent as meta-optimizers

Damai Dai et al · 2023

Closest in time.

Hdlbits:verilog practice

HDLBits · 2023

Closest in time.

VerilogEval: evaluating large language models for verilog code generation

Mingjie Liu et al · 2023

Closest in time.

Rtllm: An open-source benchmark for design rtl generation with large language model, 2023

Yao Lu, Shang Liu, Qijun Zhang, and Zhiyao Xie · 2023