Automatic Hardware Trojan Insertion using Machine Learning

L. H. Goldstein and E. L. Thigpen, “Scoap: Sandia controllability/observability analysis program,” in Proceedings of the 17th Design Automation Conference , 1980, pp. 190–196

1980

Earlier work this paper cites.

R. S. Chakraborty, F. Wolff, S. Paul, C. Papachristou, and S. Bhunia, “Mero: A statistical approach for hardware trojan detection,” in International Workshop on Cryptographic Hardware and Embedded Systems . Springer, 2009, pp. 396–410

2009

Earlier work this paper cites.

L. Lin, W. Burleson, and C. Paar, “Moles: malicious off-chip leakage enabled by side-channels,” in 2009 IEEE/ACM International Conference on Computer-Aided Design-Digest of Technical Papers . IEEE, 2009, pp. 117–122

2009

Earlier work this paper cites.

F. Pedregosa, G. Varoquaux, A. Gramfort, V. Michel, B. Thirion, O. Grisel, M. Blondel, P. Prettenhofer, R. Weiss, V. Dubourg et al. , “Scikit-learn: Machine learning in python,” the Journal of machine Learning research , vol. 12, pp. 2825–2830, 2011

2011

Earlier work this paper cites.

J. Zhang, F. Yuan, and Q. Xu, “Detrust: Defeating hardware trust verification with stealthy implicitly-triggered hardware trojans,” in Proceedings of the 2014 ACM SIGSAC Conference on Computer and Communications Security . ACM, 2014, pp. 153–166

2014

Earlier work this paper cites.

Y. Huang, S. Bhunia, and P. Mishra, “Mers: statistical test generation for side-channel analysis based trojan detection,” in Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security , 2016, pp. 130–141

2016

Cited alongside, same era.

B. Shakya, T. He, H. Salmani, D. Forte, S. Bhunia, and M. Tehranipoor, “Benchmarking of hardware Trojans and maliciously affected circuits,” Journal of Hardware and Systems Security , vol. 1, no. 1, pp. 85–102, 2017

2017

Cited alongside, same era.

V. Jyothi, P. Krishnamurthy, F. Khorrami, and R. Karri, “Taint: tool for automated insertion of trojans,” in 2017 IEEE International Conference on Computer Design (ICCD) . IEEE, 2017, pp. 545–548

2017

Cited alongside, same era.

T. Hoque, J. Cruz, P. Chakraborty, and S. Bhunia, “Hardware IP Trust Validation: Learn (the Untrustworthy), and Verify,” in 2018 IEEE International Test Conference (ITC) . IEEE, 2018, pp. 1–10

2018

Cited alongside, same era.

M. Fyrbiak, S. Wallat, P. Swierczynski, M. Hoffmann, S. Hoppach, M. Wilhelm, T. Weidlich, R. Tessier, and C. Paar, “Hal—the missing piece of the puzzle for hardware reverse engineering, trojan detection and insertion,” IEEE Transactions on Dependable and Secure Computing , vol. 16, no. 3, pp. 498–510, 2018

2018

Later among the works it cites.

S. Yu, W. Liu, and M. O’Neill, “An improved automatic hardware trojan generation platform,” in 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) . IEEE, 2019, pp. 302–307

2019

Later among the works it cites.

T. Hoque, S. Yang, A. Bhattacharyay, J. Cruz, and S. Bhunia, “An automated framework for board-level trojan benchmarking,” arXiv preprint arXiv:2003.12632 , 2020

Original

2020

Later among the works it cites.

A. Jain, Z. Zhou, and U. Guin, “Taal: tampering attack on any key-based logic locked circuits,” ACM Transactions on Design Automation of Electronic Systems (TODAES) , vol. 26, no. 4, pp. 1–22, 2021

2021