Fetching the paper…
Reading the bibliography…
Data movement between the main memory and the processor is a key contributor to execution time and energy consumption in memory-intensive applications.
V. C. Patel et al. , “DRAM Power Management With Self-Refresh,” Nov. 15 1994, US Patent 5,365,487
1994
Earlier work this paper cites.
W. A. Wulf and S. A. McKee, “Hitting the Memory Wall: Implications of the Obvious,” in CAN , 1995
1995
Earlier work this paper cites.
Y. LeCun et al. , “Gradient-Based Learning Applied to Document Recognition,” Proc. IEEE , 1998
1998
Earlier work this paper cites.
K. A. Batson et al. , “DRAM CAM Cell with Hidden Refresh,” Aug. 6 2002, US Patent 6,430,073
2002
Earlier work this paper cites.
C. Lefurgy et al. , “Energy Management for Commercial Servers,” in Computer , 2003
2003
Earlier work this paper cites.
P. S. Lazar and S. C. Oh, “DRAM with Total Self Refresh And Control Circuit,” May 25 2004, US Patent 6,741,515
2004
Earlier work this paper cites.
B. Zoltak, “VMPC One-Way Function and Stream Cipher,” in FSE , 2004
2004
Earlier work this paper cites.
D. Weber et al. , “Current and Future Challenges of DRAM Metallization,” in IITC , 2005
2005
Earlier work this paper cites.
T. Y. Kim, “Self-Refresh Apparatus and Method,” Sep. 27 2005, US Patent 6,950,364
2005
Earlier work this paper cites.
D. J. Bernstein, “Salsa20 Specification,” https://bit.ly/3CJsnMO , 2005
2005
Earlier work this paper cites.
V. Patel, “DRAM CAM Memory,” Aug. 8 2006, US Patent 7,088,603
2006
Earlier work this paper cites.
G. H. Loh, “3D-Stacked Memory Architectures for Multi-Core Processors,” in ISCA , 2008
2008
Earlier work this paper cites.
M. Ware et al. , “Architecting for Power Management: The IBM® Power7™ Approach,” in HPCA , 2010
2010
Earlier work this paper cites.
T. Vogelsang, “Understanding the Energy Consumption of Dynamic Random Access Memories,” in MICRO , 2010
2010
Earlier work this paper cites.
J. T. Pawlowski, “Hybrid Memory Cube (HMC),” in HCS , 2011
2011
Earlier work this paper cites.
C. Wilcox et al. , “Mesa: Automatic Generation of Lookup Table Optimizations,” in IWMSE , 2011
2011
Earlier work this paper cites.
S. Kvatinsky et al. , “Memristor-Based Imply Logic Design Procedure,” in ICCD , 2011
2011
Earlier work this paper cites.
Y. Kim et al. , “A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,” in ISCA , 2012
2012
Earlier work this paper cites.
"JEDEC Solid State Technology Assn.", “JESD79-3D: DDR3 SDRAM Standard,” July 2012
2012
Earlier work this paper cites.
Nanoscale Integration and Modeling (NIMO) Group, ASU, “Predictive Technology Model (PTM),” http://ptm.asu.edu/ , 2012
2012
Earlier work this paper cites.
CS3140 Solid State Drives , PNY Technologies, Inc., 2012, ver. 01-08-21
2012
Earlier work this paper cites.
A. Akerib et al. , “Using Storage Cells to Perform Computation,” 2012, US Patent 8,238,173
2012
Earlier work this paper cites.
O. Mutlu, “Memory Scaling: A Systems Architecture Perspective,” in IMW , 2013
2013
Earlier work this paper cites.
V. Seshadri et al. , “RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization,” in MICRO , 2013
2013
Earlier work this paper cites.
D. Lee et al. , “Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture,” in HPCA , 2013
2013
Earlier work this paper cites.
Micron, “Micron Collaborates with Broadcom to Solve DRAM Timing Challenge, Delivering Improved Performance for Networking Customers,” https://bit.ly/3RmxI0L , 2013
2013
Earlier work this paper cites.
H. S. Warren, Hacker’s Delight . Addison-Wesley, 2013
2013
Earlier work this paper cites.
Q. Wang et al. , “AUGEM: Automatically Generate High Performance Dense Linear Algebra Kernels on X86 CPUs,” in SC , 2013
2013
Earlier work this paper cites.
S. Kvatinsky et al. , “Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies,” in VLSI , 2013
2013
Earlier work this paper cites.
Q. Zhu et al. , “A 3D-Stacked Logic-in-Memory Accelerator for Application-Specific Data Intensive Computing,” in 3DIC , 2013
2013
Earlier work this paper cites.
Q. Zhu et al. , “Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware,” in HPEC , 2013
2013
Earlier work this paper cites.
D. Pandiyan and C. Wu, “Quantifying the Energy Cost of Data Movement for Emerging Smart Phone Workloads on Mobile Platforms,” in IISWC , 2014
2014
Earlier work this paper cites.
O. Mutlu and L. Subramanian, “Research Problems and Opportunities in Memory Systems,” SUPERFRI , 2014
2014
Earlier work this paper cites.
P. Rosenfeld, “Performance Exploration of the Hybrid Memory Cube,” Ph.D. dissertation, University of Maryland, 2014
2014
Earlier work this paper cites.
D. Zhang et al. , “TOP-PIM: Throughput-Oriented Programmable Processing in Memory,” in HPDC , 2014
2014
Earlier work this paper cites.
D. U. Lee et al. , “A 1.2V 8Gb 8-Channel 128GB/s High-Bandwidth Memory (HBM) Stacked DRAM with Effective Microbump I/O Test Methods Using 29nm Process and TSV,” in ISSCC , 2014
2014
Earlier work this paper cites.
Hybrid Memory Cube Consortium et al. , “Hybrid Memory Cube Specification 2.1,” Retrieved from micron.com , 2014
2014
Earlier work this paper cites.
M. Kang et al. , “An Energy-Efficient VLSI Architecture for Pattern Recognition via Deep Embedding of Computation in SRAM,” in ICASSP , 2014
2014
Earlier work this paper cites.
S. Kvatinsky et al. , “MAGIC–Memristor-Aided Logic,” in TCAS II , 2014
2014
Earlier work this paper cites.
Y. Levy et al. , “Logic Operations in Memory using a Memristive Akers Array,” in Microelectronics Journal , 2014
2014
Earlier work this paper cites.
D. U. Lee et al. , “A 1.2 V 8 Gb 8-Channel 128 Gb/S High-Bandwidth Memory (HBM) Stacked DRAM With Effective I/O Test Circuits,” in JSSC , 2014
2014
Earlier work this paper cites.
Q. Guo et al. , “3D-Stacked Memory-Side Acceleration: Accelerator and System Design,” in WoNDP , 2014
2014
Earlier work this paper cites.
S. H. Pugsley et al. , “NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads,” in ISPASS , 2014
2014
Earlier work this paper cites.
S. Kanev et al. , “Profiling a Warehouse-Scale Computer,” in ISCA , 2015
2015
Earlier work this paper cites.
I. Paul et al. , “Harmonia: Balancing Compute and Memory Power in High-Performance GPUs,” in ISCA , 2015
2015
Earlier work this paper cites.
B. Dally, “The Path to Exascale Computing,” https://bit.ly/3CIzc1l , 2015
2015
Earlier work this paper cites.
J. Ahn et al. , “PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture,” in ISCA , 2015
2015
Earlier work this paper cites.
O. O. Babarinsa and S. Idreos, “JAFAR: Near-Data Processing for Databases,” in SIGMOD , 2015
2015
Earlier work this paper cites.
J. Ahn et al. , “A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing,” in ISCA , 2015
2015
Earlier work this paper cites.
A. Farmahini-Farahani et al. , “NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules,” in HPCA , 2015
2015
Earlier work this paper cites.
V. Seshadri et al. , “Fast Bulk Bitwise AND and OR in DRAM,” in CAL , 2015
2015
Earlier work this paper cites.
V. Seshadri et al. , “Gather-Scatter DRAM: In-DRAM Address Translation to Improve the Spatial Locality of Non-Unit Strided Accesses,” in MICRO , 2015
2015
Earlier work this paper cites.
Y. Peng et al. , “Design, Packaging, and Architectural Policy Co-Optimization for DC Power Integrity in 3D DRAM,” in DAC , 2015
2015
Earlier work this paper cites.
D. Lee et al. , “Decoupled Direct Memory Access: Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM,” in PACT , 2015
2015
Earlier work this paper cites.
S. Hamdioui et al. , “Memristor Based Computation-in-Memory Architecture for Data-Intensive Applications,” in DATE , 2015
2015
Earlier work this paper cites.
L. Xie et al. , “Fast Boolean Logic Mapped on Memristor Crossbar,” in ICCD , 2015
2015
Earlier work this paper cites.
P. Siegl et al. , “Data-Centric Computing Frontiers: A Survey on Processing-in-Memory,” in MEMSYS , 2016
2016
Earlier work this paper cites.
D. Kim et al. , “Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory,” in ISCA , 2016
2016
Earlier work this paper cites.
B. Akin et al. , “Data Reorganization in Memory Using 3D-Stacked DRAM,” in ISCA , 2016
2016
Earlier work this paper cites.
K. Hsieh et al. , “Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation,” in ICCD , 2016
2016
Earlier work this paper cites.
A. Boroumand et al. , “LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory,” in CAL , 2016
2016
Earlier work this paper cites.
K. Hsieh et al. , “Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems,” in ISCA , 2016
2016
Earlier work this paper cites.
A. Pattnaik et al. , “Scheduling Techniques for GPU Architectures with Processing-in-Memory Capabilities,” in PACT , 2016
2016
Earlier work this paper cites.
M. Gao and C. Kozyrakis, “HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing,” in HPCA , 2016
2016
Earlier work this paper cites.
P. Chi et al. , “PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory,” in ISCA , 2016
2016
Earlier work this paper cites.
S. Li et al. , “Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-Volatile Memories,” in DAC , 2016
2016
Earlier work this paper cites.
2016
Earlier work this paper cites.
2016
Earlier work this paper cites.
A. Shafiee et al. , “ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars,” in ISCA , 2016
2016
Earlier work this paper cites.
M. Hashemi et al. , “Accelerating Dependent Cache Misses With an Enhanced Memory Controller,” in ISCA , 2016
2016
Earlier work this paper cites.
M. Gao et al. , “DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric,” in ISCA , 2016
2016
Earlier work this paper cites.
K. K. Chang et al. , “Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM,” in HPCA , 2016
2016
Earlier work this paper cites.
CT8G4SFS8 DDR4 SDRAM SODIMM , Crucial, 2016, Rev. 04/01/16
2016
Earlier work this paper cites.
D. Fan, “Low Power In-Memory Computing Platform with Four Terminal Magnetic Domain Wall Motion Devices,” in NANOARCH , 2016
2016
Cited alongside, same era.
P.-E. Gaillardon et al. , “The Programmable Logic-in-Memory (PLiM) Computer,” in DATE , 2016
2016
Cited alongside, same era.
D. Lee et al. , “Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost,” ACM TACO , 2016
2016
Cited alongside, same era.
E. Azarkhish et al. , “A Case for Near Memory Computation Inside the Smart Memory Cube,” in EMS , 2016
2016
Cited alongside, same era.
A. Morad et al. , “Resistive GP-SIMD Processing-in-Memory,” TACO , 2016
2016
Cited alongside, same era.
K. Wang et al. , “An Overview of Micron’s Automata Processor,” in CODES , 2016
O. Mutlu et al. , “Processing Data Where It Makes Sense: Enabling In-Memory Computation,” in Microprocessors and Microsystems , 2019
2019
Later among the works it cites.
O. Mutlu et al. , “Enabling Practical Processing in and Near Memory For Data-Intensive Computing,” in DAC , 2019
2019
Later among the works it cites.
S. Ghose et al. , “Processing-in-Memory: A Workload-Driven Perspective,” in IBM J. Res. Dev. , 2019
2019
Later among the works it cites.
A. Boroumand et al. , “CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators,” in ISCA , 2019
2019
Later among the works it cites.
F. Devaux, “The True Processing in Memory Accelerator,” in HC , 2019
2019
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
2016
Cited alongside, same era.
L. Nai et al. , “GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks,” in HPCA , 2017
2017
Cited alongside, same era.
M. Gao et al. , “TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory,” in ASPLOS , 2017
2017
Cited alongside, same era.
M. Drumond et al. , “The Mondrian Data Engine,” in ISCA , 2017
2017
Cited alongside, same era.
P. C. Santos et al. , “Operand Size Reconfiguration for Big Data Processing in Memory,” in DATE , 2017
2017
Cited alongside, same era.
G. F. Oliveira et al. , “NIM: An HMC-Based Machine for Neuron Computation,” in ARC , 2017
2017
Cited alongside, same era.
S. Aga et al. , “Compute Caches,” in HPCA , 2017
2017
Cited alongside, same era.
2019
Later among the works it cites.
D. Fujiki et al. , “Duality Cache for Data Parallel Acceleration,” in ISCA , 2019
2019
Later among the works it cites.
F. Gao et al. , “ComputeDRAM: In-Memory Compute Using Off-The-Shelf DRAMs,” in MICRO , 2019
2019
Later among the works it cites.
M. Imani et al. , “FloatPIM: In-Memory Acceleration of Deep Neural Network Training with High Precision,” in ISCA , 2019
2019
Later among the works it cites.
V. Seshadri and O. Mutlu, “In-DRAM Bulk Bitwise Execution Engine,” arXiv:1905.09822 [cs.AR], 2019
2019
Later among the works it cites.
Q. Deng et al. , “LAcc: Exploiting Lookup Table-Based Fast and Accurate Vector Multiplication in DRAM-Based CNN Accelerator,” in DAC , 2019
2019
Later among the works it cites.
S. Angizi and D. Fan, “ReDRAM: A Reconfigurable Processing-in-DRAM Platform for Accelerating Bulk Bit-Wise Operations,” in ICCAD , 2019
2019
Later among the works it cites.
Xilinx, Inc., “ZCU102 Evaluation Board: User Guide,” https://bit.ly/3Ky0TvJ , 2019
2019
Later among the works it cites.
L. Besnard et al. , “A Framework for Automatic and Parameterizable Memoization,” SoftwareX , 2019
2019
Later among the works it cites.
S. Angizi et al. , “AlignS: A Processing-in-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM,” in DAC , 2019
2019
Later among the works it cites.
S. Angizi and D. Fan, “Deep Neural Network Acceleration in Non-Volatile Memory: A Digital Approach,” in NANOARCH , 2019
2019
Later among the works it cites.
S. Angizi and D. Fan, “GraphiDe: A Graph Processing Accelerator Leveraging In-DRAM-Computing,” in GLSVLSI , 2019
2019
Later among the works it cites.
S. Angizi et al. , “GraphS: A Graph Processing Accelerator Leveraging SOT-MRAM,” in DATE , 2019
2019
Later among the works it cites.
S. Angizi et al. , “ParaPIM: A Parallel Processing-in-Memory Accelerator for Binary-Weight Deep Neural Networks,” in ASP-DAC , 2019
2019
Later among the works it cites.
P. V. Lea, “Apparatuses and Methods for In-Memory Operations,” 2019, US Patent 10,268,389
2019
Later among the works it cites.
X. Xin et al. , “ROC: DRAM-Based Processing with Reduced Operation Cycles,” in DAC , 2019
2019
Later among the works it cites.
A. O. Glova et al. , “Near-Data Acceleration of Privacy-Preserving Biomarker Search with 3D-Stacked Memory,” in DATE , 2019
2019
Later among the works it cites.
J. Jang et al. , “Charon: Specialized Near-Memory Processing Architecture for Clearing Dead Objects in Memory,” in MICRO , 2019
2019
Later among the works it cites.
A. Makosiej et al. , “CAM Memory Cell,” Mar. 14 2019, US Patent App. 16/083,314
2019
Later among the works it cites.
D. S. Cali et al. , “GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis,” in MICRO , 2020
2020
Later among the works it cites.
A. Boroumand, “Practical Mechanisms for Reducing Processor-Memory Data Movement in Modern Workloads,” Ph.D. dissertation, Carnegie Mellon University, 2020
2020
Later among the works it cites.
I. Fernandez et al. , “NATSA: A Near-Data Processing Accelerator for Time Series Analysis,” in ICCD , 2020
2020
Later among the works it cites.
G. Singh et al. , “NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling,” in FPL , 2020
2020
Later among the works it cites.
S. Cho et al. , “McDRAM v2: In-Dynamic Random Access Memory Systolic Array Accelerator to Address the Large Model Problem in Deep Neural Networks on the Edge,” IEEE Access , 2020
2020
Later among the works it cites.
Z. He et al. , “Sparse BD-Net: A Multiplication-Less DNN with Sparse Binarized Depth-Wise Separable Convolution,” JETC , 2020
2020
Later among the works it cites.
X. Xin et al. , “ELP2IM: Efficient and Low Power Bitwise Operation Processing in DRAM,” in HPCA , 2020
2020
Later among the works it cites.
P. R. Sutradhar et al. , “pPIM: A Programmable Processor-in-Memory Architecture with Precision-Scaling For Deep Learning,” in CAL , 2020
2020
Later among the works it cites.
M. He et al. , “Newton: A DRAM-Maker’s Accelerator-in-Memory (AiM) Architecture for Machine Learning,” in MICRO , 2020
2020
Later among the works it cites.
Xilinx, Inc., “Vitis 2020.1,” https://bit.ly/3ABqwqN , 2020
2020
Later among the works it cites.
Xilinx, Inc., “Vivado 2020.1,” https://bit.ly/3ABQfzl , 2020
2020
Later among the works it cites.
A. Garofalo et al. , “PULP-NN: Accelerating Quantized Neural Networks on Parallel Ultra-Low-Power RISC-V Processors,” Philos. Trans. R. Soc. A , 2020
2020
Later among the works it cites.
S. Angizi et al. , “Exploring DNA Alignment-in-Memory Leveraging Emerging SOT-MRAM,” in GLSVLSI , 2020
2020
Later among the works it cites.
S. Angizi et al. , “PIM-Aligner: A Processing-in-MRAM Platform for Biological Sequence Alignment,” in DATE , 2020
2020
Later among the works it cites.
S. Angizi et al. , “PIM-Assembler: A Processing-in-Memory Platform for Genome Assembly,” in DAC , 2020
2020
Later among the works it cites.
P. Gu et al. , “DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads,” in TCAD , 2020
2020
Later among the works it cites.
A. K. Ramanathan et al. , “Look-Up Table Based Energy Efficient Processing in Cache Support for Neural Network Acceleration,” in MICRO , 2020
2020
Later among the works it cites.
S. H. S. Rezaei et al. , “NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories,” in CAL , 2020
2020
Later among the works it cites.
L. Yang et al. , “A Flexible Processing-in-Memory Accelerator for Dynamic Channel-Adaptive Deep Neural Networks,” in ASP-DAC , 2020
2020
Later among the works it cites.
Y. Zha and J. Li, “Hyper-AP: Enhancing Associative Processing through a Full-Stack Optimization,” in ISCA , 2020
2020
Later among the works it cites.
G. F. Oliveira et al. , “DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks,” IEEE Access , 2021
2021
Closest in time.
O. Mutlu et al. , “A Modern Primer on Processing in Memory,” in Emerging Computing: From Devices to Systems - Looking Beyond Moore and Von Neumann , 2021
2021
Closest in time.
2021
Closest in time.
A. Boroumand et al. , “Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks,” in PACT , 2021
2021
Closest in time.
2021
Closest in time.
Y.-C. Kwon et al. , “A 20nm 6GB Function-in-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications,” in ISSCC , 2021
2021
Closest in time.
S. Lee et al. , “Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product,” in ISCA , 2021
2021
Closest in time.
J. Gómez-Luna et al. , “Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware,” in CUT , 2021
2021
Closest in time.
2021
Closest in time.
M. Besta et al. , “SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems,” in MICRO , 2021
2021
Closest in time.
C. Giannoula et al. , “SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures,” in HPCA , 2021
2021
Closest in time.
L. Ke et al. , “Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM,” IEEE Micro , 2021
2021
Closest in time.
N. Hajinazar et al. , “SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM,” in ASPLOS , 2021
2021
Closest in time.
P. Pinto and J. M. Cardoso, “A Methodology and Framework for Software Memoization of Functions,” in CF , 2021
2021
Closest in time.
H. Caminal et al. , “CAPE: A Content-Addressable Processing Engine,” in HPCA , 2021
2021
Closest in time.
L. Yavits et al. , “GIRAF: General Purpose In-Storage Resistive Associative Framework,” TPDS , 2021
2021
Closest in time.
A. Boroumand et al. , “Polynesia: Enabling High-Performance and Energy-Efficient Hybrid Transactional/Analytical Databases with Hardware/Software Co-Design,” in ICDE , 2022
2022
Closest in time.
N. M. Ghiasi et al. , “GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis,” in ASPLOS , 2022
2022
Closest in time.
S. Lee et al. , “A 1ynm 1.25V 8Gb, 16Gb/s/Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications,” in ISSCC , 2022
2022
Closest in time.
D. Niu et al. , “184QPS/W 64Mb/ m m 2 mm^{2} 3D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System,” in ISSCC , 2022
2022
Closest in time.
G. F. Oliveira et al. , “Accelerating Neural Network Inference with Processing-in-DRAM: From the Edge to the Cloud,” IEEE Micro , 2022
2022
Closest in time.
J. Gómez-Luna et al. , “Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture,” IEEE Access , 2022
2022
Closest in time.
C. Giannoula et al. , “SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-in-Memory Systems,” in SIGMETRICS , 2022
2022
Closest in time.
J. Park et al. , “Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory,” in MICRO , 2022
2022
Closest in time.
MathWorks, “ imbinarize
2022
Closest in time.
Apple Inc., Final Cut Pro User Guide , 2022, ch. “Apply LUTs in Final Cut Pro”, https://apple.co/3R7eHj4
2022
Closest in time.
L. Wu et al. , “DRAM-CAM: General-Purpose Bit-Serial Exact Pattern Matching,” in CAL , 2022
2022
Closest in time.
H. Caminal et al. , “Accelerating Database Analytic Query Workloads using an Associative Processor,” in ISCA , 2022
2022
Closest in time.
E. Garzón et al. , “AIDA: Associative In-Memory Deep learning Accelerator,” IEEE Micro , 2022
2022
Closest in time.