Fetching the paper…
Reading the bibliography…
CPU simulators are useful tools for modeling CPU execution behavior.
H. Robbins and S. Monro, “A stochastic approximation method,” Annals of Mathematical Statistics , vol. 22, no. 3, 1951
1951
Earlier work this paper cites.
D. A. Patterson and J. L. Hennessy, Computer Architecture: A Quantitative Approach . Morgan Kaufmann Publishers Inc., 1990
1990
Earlier work this paper cites.
R. J. Williams, “Simple statistical gradient-following algorithms for connectionist reinforcement learning,” Machine Learning , vol. 8, no. 3-4, 1992
1992
Earlier work this paper cites.
A. Fog, “Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs,” Technical University of Denmark, Tech. Rep., 1996
1996
Earlier work this paper cites.
S. Hochreiter and J. Schmidhuber, “Long short-term memory,” Neural Computation , vol. 9, no. 8, 1997
1997
Earlier work this paper cites.
C. Lattner and V. Adve, “LLVM: A compilation framework for lifelong program analysis & transformation,” in International Symposium on Code Generation and Optimization , 2004
2004
Earlier work this paper cites.
N. V. Queipo, R. T. Haftka, W. Shyy, T. Goel, R. Vaidyanathan, and P. Kevin Tucker, “Surrogate-based analysis and optimization,” Progress in Aerospace Sciences , vol. 41, no. 1, 2005
2005
Earlier work this paper cites.
E. İpek, S. A. McKee, R. Caruana, B. R. de Supinski, and M. Schulz, “Efficiently exploring architectural design spaces via predictive modeling,” in International Conference on Architectural Support for Programming Languages and Operating Systems , 2006
2006
Earlier work this paper cites.
M. T. Yourst, “PTLsim: A cycle accurate full system x86-64 microarchitectural simulator,” in IEEE International Symposium on Performance Analysis of Systems Software , 2007
2007
Earlier work this paper cites.
B. C. Lee and D. M. Brooks, “Illustrative design space studies with microarchitectural regression models,” in IEEE International Symposium on High Performance Computer Architecture , 2007
2007
Earlier work this paper cites.
V. M. Weaver and S. A. McKee, “Can hardware performance counters be trusted?” in IEEE International Symposium on Workload Characterization , 2008
2008
Earlier work this paper cites.
S. Chaudhuri and A. Solar-Lezama, “Smooth interpretation,” in ACM SIGPLAN Conference on Programming Language Design and Implementation , 2010
2010
Earlier work this paper cites.
N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, “The gem5 simulator,” SIGARCH Computer Architecture News , vol. 39, no. 2, 2011
2011
Earlier work this paper cites.
A. Patel, F. Afram, S. Chen, and K. Ghose, “MARSS: A full system simulator for multicore x86 cpus,” in ACM/EDAC/IEEE Design Automation Conference , 2011
2011
Earlier work this paper cites.
D. Sanchez and C. Kozyrakis, “Zsim: Fast and accurate microarchitectural simulation of thousand-core systems,” in International Symposium on Computer Architecture , 2013
2013
Cited alongside, same era.
M. Hermans and B. Schrauwen, “Training and analysing deep recurrent neural networks,” in Advances in Neural Information Processing Systems , 2013
2013
Cited alongside, same era.
Q. Colombet. (2014) [patch][x86][haswell][schedmodel] add exceptions for instructions that diverge from the generic model. [Online]. Available: https://lists.llvm.org/pipermail/llvm-commits/Week-of-Mon-20140811/230499.html
2014
Cited alongside, same era.
C. Topper. (2014) [patch] d73844: [x86] update the haswell and broadwell scheduler information for gather instructions. [Online]. Available: https://lists.llvm.org/pipermail/llvm-commits/Week-of-Mon-20200127/738394.html
2014
Cited alongside, same era.
M. Hashemi, K. Swersky, J. A. Smith, G. Ayers, H. Litz, J. Chang, C. Kozyrakis, and P. Ranganathan, “Learning memory access patterns,” in International Conference on Machine Learning , 2018
2018
Later among the works it cites.
R. Dutra, K. Laeufer, J. Bachrach, and K. Sen, “Efficient sampling of SAT solutions for testing,” in International Conference on Software Engineering , 2018
2018
Later among the works it cites.
A. Abel and J. Reineke, “uops.info: Characterizing latency, throughput, and port usage of instructions on Intel microarchitectures,” in International Conference on Architectural Support for Programming Languages and Operating Systems , 2019
2019
Later among the works it cites.
G. Louppe and K. Cranmer, “Adversarial variational optimization of non-differentiable simulators,” in International Conference on Artificial Intelligence and Statistics , 2019
2019
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
J. Ansel, S. Kamil, K. Veeramachaneni, J. Ragan-Kelley, J. Bosboom, U.-M. O’Reilly, and S. Amarasinghe, “OpenTuner: An extensible framework for program autotuning,” in International Conference on Parallel Architectures and Compilation Techniques , 2014
2014
Cited alongside, same era.
A. Gutierrez, J. Pusdesris, R. G. Dreslinski, T. N. Mudge, C. Sudanthi, C. D. Emmons, M. Hayenga, and N. C. Paver, “Sources of error in full-system simulation,” IEEE International Symposium on Performance Analysis of Systems and Software , 2014
2014
Cited alongside, same era.
D. P. Kingma and J. Ba, “Adam: A method for stochastic optimization,” in International Conference on Learning Representations , 2015
2015
Cited alongside, same era.
Intel. (2017) Intel architecture code analyzer. [Online]. Available: https://software.intel.com/en-us/articles/intel-architecture-code-analyzer
2017
Cited alongside, same era.
A. Di Biagio and M. Davis. (2018) llvm-mca. [Online]. Available: https://lists.llvm.org/pipermail/llvm-dev/2018-March/121490.html
2018
Cited alongside, same era.
O. Sykora, C. Courbet, G. Chatelet, and N. Paglieri. (2018) EXEgesis Project. [Online]. Available: https://github.com/google/EXEgesis
2018
Cited alongside, same era.
W. Grathwohl, D. Choi, Y. Wu, G. Roeder, and D. Duvenaud, “Backpropagation through the void: Optimizing control variates for black-box gradient estimation,” in International Conference on Learning Representations , 2018
2018
Cited alongside, same era.
J. Laukemann, J. Hammer, J. Hofmann, G. Hager, and G. Wellein, “Automated instruction stream throughput prediction for intel and amd microarchitectures,” in IEEE/ACM International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems , 2018
2018
Cited alongside, same era.
D. She, K. Pei, D. Epstein, J. Yang, B. Ray, and S. Jana, “NEUZZ: Efficient fuzzing with neural program smoothing,” IEEE Symposium on Security and Privacy , 2019
2019
Later among the works it cites.
C. Mendis, A. Renda, S. Amarasinghe, and M. Carbin, “Ithemal: Accurate, portable and fast basic block throughput estimation using deep neural networks,” in International Conference on Machine Learning , 2019
2019
Later among the works it cites.
Y. Chen, A. Brahmakshatriya, C. Mendis, A. Renda, E. Atkinson, O. Sykora, S. Amarasinghe, and M. Carbin, “BHive: A benchmark suite and measurement framework for validating x86-64 basic block performance models,” in IEEE International Symposium on Workload Characterization , 2019
2019
Later among the works it cites.
A. Akram and L. Sawalha, “Validation of the gem5 simulator for x86 architectures,” in IEEE International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems , 2019
2019
Later among the works it cites.
E. Tseng, F. Yu, Y. Yang, F. Mannan, K. S. Arnaud, D. Nowrouzezahrai, J.-F. Lalonde, and F. Heide, “Hyperparameter optimization in black-box image processing using differentiable proxies,” ACM Transactions on Graphics , no. 4, 7 2019
2019
Later among the works it cites.
F. Ritter and S. Hack, “PMEvo: Portable inference of port mappings for out-of-order processors by evolutionary optimization,” in ACM SIGPLAN Conference on Programming Language Design and Implementation , 2020
2020
Closest in time.
S. Shirobokov, V. Belavin, M. Kagan, A. Ustyuzhanin, and A. G. Baydin, “Black-box optimization with local generative surrogates,” in Workshop on Real World Experiment Design and Active Learning at International Conference on Machine Learning , 2020
2020
Closest in time.
A. Pohl, B. Cosenza, and B. Juurlink, “Vectorization cost modeling for NEON, AVX and SVE,” Performance Evaluation , vol. 140-141, 2020
2020
Closest in time.
A. Di Biagio, “[llvm-dev] [llvm-mca] resource consumption of procresgroups,” http://lists.llvm.org/pipermail/llvm-dev/2020-May/141486.html , 2020
2020
Closest in time.
P. Vila, P. Ganty, M. Guarnieri, and B. Köpf, “Cachequery: Learning replacement policies from hardware caches,” in ACM SIGPLAN Conference on Programming Language Design and Implementation , 2020
2020
Closest in time.