Automatic Throughput and Critical Path Analysis of x86 and ARM Assembly Kernels

U. Manber, “Introduction to algorithms - a creative approach,” 1989

1989

Earlier work this paper cites.

R. Barrett, M. Berry, T. F. Chan, J. Demmel, J. Donato, J. Dongarra, V. Eijkhout, R. Pozo, C. Romine, and H. V. der Vorst, Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods, 2nd Edition . Philadelphia, PA: SIAM, 1994

1994

Earlier work this paper cites.

S. Williams, A. Waterman, and D. Patterson, “Roofline: An insightful visual performance model for multicore architectures,” Commun. ACM , vol. 52, no. 4, pp. 65–76, 2009

2009

Earlier work this paper cites.

N. Binkert, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, D. A. Wood, B. Beckmann, G. Black, and et al., “The gem5 simulator,” ACM SIGARCH Computer Architecture News , vol. 39, no. 2, p. 1, 8 2011, doi: 10.1145/2024716.2024718. [Online]. Available: http://dx.doi.org/10.1145/2024716.2024718

2011

Earlier work this paper cites.

A. Patel, F. Afram, and K. Ghose, “Marss-x86: A qemu-based micro-architectural and systems simulator for x86 multicore processors,” in 1st International Qemu Users’ Forum , 2011, pp. 29–30

2011

Earlier work this paper cites.

D. Sanchez and C. Kozyrakis, “ZSim: Fast and Accurate Microarchitectural Simulation of Thousand-Core Systems,” Proceedings of the 40th Annual International Symposium on Computer Architecture - ISCA ’13 , 2013. [Online]. Available: http://dx.doi.org/10.1145/2485922.2485963

2013

Earlier work this paper cites.

A. S. Charif-Rubial, E. Oseret, J. Noudohouenou, W. Jalby, and G. Lartigue, “CQA: A code quality analyzer tool at binary level,” in 2014 21st International Conference on High Performance Computing (HiPC) , Dec 2014, pp. 1–10, doi: 10.1109/HiPC.2014.7116904

2014

Earlier work this paper cites.

H. Stengel, J. Treibig, G. Hager, and G. Wellein, “Quantifying Performance Bottlenecks of Stencil Computations Using the Execution-Cache-Memory Model,” in Proceedings of the 29th ACM International Conference on Supercomputing , ser. ICS ’15. New York, NY, USA: ACM, 2015, pp. 207–216, doi: 10.1145/2751205.2751240

2015

Cited alongside, same era.

Y. Lo, S. Williams, B. Van Straalen, T. J. Ligocki, M. J. Cordery, N. J. Wright, M. W. Hall, and L. Oliker, “Roofline Model Toolkit: A Practical Tool for Architectural and Program Analysis,” in High Performance Computing Systems. Performance Modeling, Benchmarking, and Simulation , ser. Lecture Notes in Computer Science, S. A. Jarvis, S. A. Wright, and S. D. Hammond, Eds., vol. 8966. Springer International Publishing, 2015, pp. 129–148, doi: 10.1007/978-3-319-17248-4_7

2015

Cited alongside, same era.

V. Palomares, D. C. Wong, D. J. Kuck, and W. Jalby, “Evaluating out-of-order engine limitations using uop flow simulation,” in Tools for High Performance Computing 2015 , A. Knüpfer, T. Hilbrich, C. Niethammer, J. Gracia, W. E. Nagel, and M. M. Resch, Eds. Cham: Springer International Publishing, 2016, pp. 161–181, doi: 10.1007/978-3-319-39589-0_13

(2018, 4) Instruction tables. [Online]. Available: http://www.agner.org/optimize/instruction_tables.pdf

2018

Later among the works it cites.

J. Hammer, G. Hager, and G. Wellein, “OoO Instruction Benchmarking Framework on the Back of Dragons,” 2018, SC18 ACM SRC Poster. [Online]. Available: https://sc18.supercomputing.org/proceedings/src_poster/src_poster_pages/spost115.html

2018

Later among the works it cites.

J. Hofmann. (2018, 1) ibench – Measure Instruction Latency and Throughput. [Online]. Available: https://github.com/hofm/ibench

2018

Later among the works it cites.

“Artifact description: Automatic throughput and critical path analysis of x86 and arm assembly kernels.” [Online]. Available: https://github.com/RRZE-HPC/OSACA-CP-2019

2019

Closest in time.