Fetching the paper…
Reading the bibliography…
Deep learning systems have been successfully applied to Euclidean data such as images, video, and audio.
W. Aiello, F. Chung, and L. Lu, “A random graph model for power law graphs,” Experimental Mathematics
2001
Earlier work this paper cites.
L. A. Adamic, R. M. Lukose, A. R. Puniyani, and B. A. Huberman, “Search in power-law networks,” Physical Review E
2001
Earlier work this paper cites.
F. Chung, L. Lu, and V. Vu, “The spectra of random graphs with given expected degrees,” Internet Mathematics
2004
Earlier work this paper cites.
M. Gori, G. Monfardini, and F. Scarselli, “A new model for learning in graph domains,” in Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005
2005
Earlier work this paper cites.
L. Zhuo and V. K. Prasanna, “Sparse matrix-vector multiplication on fpgas,” in Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
2005
Earlier work this paper cites.
A. Abou-Rjeili and G. Karypis, “Multilevel algorithms for partitioning power-law graphs,” in Proceedings 20th IEEE International Parallel & Distributed Processing Symposium (IPDPS)
2006
Earlier work this paper cites.
I. Kuon and J. Rose, “Measuring the gap between FPGAs and ASICs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
2007
Earlier work this paper cites.
M. Latapy, “Main-memory triangle computations for very large (sparse (power-law)) graphs,” Theoretical Computer Science
2008
Earlier work this paper cites.
F. Scarselli, M. Gori, A. C. Tsoi, M. Hagenbuchner, and G. Monfardini, “The graph neural network model,” IEEE Transactions on Neural Networks
2008
Earlier work this paper cites.
N. Bell and M. Garland, “Efficient sparse matrix-vector multiplication on CUDA,” tech. rep., Nvidia Technical Report NVR-2008-004, Nvidia Corporation, 2008
2008
Earlier work this paper cites.
A. Micheli, “Neural network for graphs: A contextual constructive approach,” IEEE Transactions on Neural Networks
2009
Earlier work this paper cites.
N. Bell and M. Garland, “Implementing sparse matrix-vector multiplication on throughput-oriented processors,” in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC)
2009
Earlier work this paper cites.
T. Mikolov, M. Karafiát, L. Burget, J. Černockỳ, and S. Khudanpur, “Recurrent neural network based language model,” in The 11st Annual Conference of the International Speech Communication Association
2010
Earlier work this paper cites.
A. Krizhevsky, I. Sutskever, and G. E. Hinton, “Imagenet classification with deep convolutional neural networks,” in Advances in neural information processing systems
2012
Earlier work this paper cites.
J. E. Gonzalez, Y. Low, H. Gu, D. Bickson, and C. Guestrin, “PowerGraph: Distributed graph-parallel computation on natural graphs,” in Presented as part of the 10th U S E N I X USENIX Symposium on Operating Systems Design and Implementation ( O S D I OSDI )
2012
Earlier work this paper cites.
2013
Earlier work this paper cites.
C. Xie, L. Yan, W.-J. Li, and Z. Zhang, “Distributed power-law graph computing: Theoretical and empirical analysis,” in Advances in Neural Information Processing Systems
2014
Earlier work this paper cites.
J. L. Greathouse and M. Daga, “Efficient sparse matrix-vector multiplication on GPUs using the CSR storage format,” in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC)
2014
Earlier work this paper cites.
W. Liu and B. Vinter, “An efficient GPU general sparse matrix-matrix multiplication for irregular data,” in 2014 IEEE 28th International Parallel and Distributed Processing Symposium (IPDPS)
2014
Earlier work this paper cites.
A. Ashari, N. Sedaghati, J. Eisenlohr, S. Parthasarathy, and P. Sadayappan, “Fast sparse matrix-vector multiplication on GPUs for graph applications,” in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC)
2014
Earlier work this paper cites.
2015
Earlier work this paper cites.
2015
Earlier work this paper cites.
M. Defferrard, X. Bresson, and P. Vandergheynst, “Convolutional neural networks on graphs with fast localized spectral filtering,” in Advances in neural information processing systems
2016
Earlier work this paper cites.
2016
Cited alongside, same era.
S. Han, X. Liu, H. Mao, J. Pu, A. Pedram, M. A. Horowitz, and W. J. Dally, “EIE: efficient inference engine on compressed deep neural network,” in 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)
2016
Cited alongside, same era.
S. Zhang, Z. Du, L. Zhang, H. Lan, S. Liu, L. Li, Q. Guo, T. Chen, and Y. Chen, “Cambricon-X: An accelerator for sparse neural networks,” in The 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
2016
Cited alongside, same era.
J. Albericio, P. Judd, T. Hetherington, T. Aamodt, N. E. Jerger, and A. Moshovos, “Cnvlutin: Ineffectual-neuron-free deep neural network computing,” ACM SIGARCH Computer Architecture News
2016
Cited alongside, same era.
C. Zhuang and Q. Ma, “Dual graph convolutional networks for graph-based semi-supervised classification,” in Proceedings of the 2018 World Wide Web Conference
2018
Later among the works it cites.
S. Pal, J. Beaumont, D.-H. Park, A. Amarnath, S. Feng, C. Chakrabarti, H.-S. Kim, D. Blaauw, T. Mudge, and R. Dreslinski, “OuterSPACE: An outer product based sparse matrix multiplication accelerator,” in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)
2018
Later among the works it cites.
L. Song, Y. Zhuo, X. Qian, H. Li, and Y. Chen, “GraphR: Accelerating graph processing using ReRAM,” in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)
2018
Later among the works it cites.
M. Zhang, Y. Zhuo, C. Wang, M. Gao, Y. Wu, K. Chen, C. Kozyrakis, and X. Qian, “GraphP: Reducing communication for pim-based graph processing with efficient data partition,” in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)
2018
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Y.-H. Chen, T. Krishna, J. S. Emer, and V. Sze, “Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks,” IEEE Journal of Solid-State Circuits
2016
Cited alongside, same era.
T. J. Ham, L. Wu, N. Sundaram, N. Satish, and M. Martonosi, “Graphicionado: A high-performance and energy-efficient accelerator for graph analytics,” in 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
2016
Cited alongside, same era.
M. M. Ozdal, S. Yesil, T. Kim, A. Ayupov, J. Greth, S. Burns, and O. Ozturk, “Energy efficient architecture for graph analytics accelerators,” ACM SIGARCH Computer Architecture News
2016
Cited alongside, same era.
D. Kim, J. Ahn, and S. Yoo, “A novel zero weight/activation-aware hardware architecture of convolutional neural network,” in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017
2017
Cited alongside, same era.
M. Deveci, C. Trott, and S. Rajamanickam, “Performance-portable sparse matrix-matrix multiplication for many-core architectures,” in 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)
2017
Cited alongside, same era.
A. Parashar, M. Rhu, A. Mukkara, A. Puglielli, R. Venkatesan, B. Khailany, J. Emer, S. W. Keckler, and W. J. Dally, “SCNN: An accelerator for compressed-sparse convolutional neural networks,” in 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA)
2017
Cited alongside, same era.
2017
Cited alongside, same era.
C. Ding, S. Liao, Y. Wang, Z. Li, N. Liu, Y. Zhuo, C. Wang, X. Qian, Y. Bai, G. Yuan, et al
2017
Cited alongside, same era.
Later among the works it cites.
2018
Later among the works it cites.
H. Kwon, P. Chatarasi, M. Pellauer, A. Parashar, V. Sarkar, and T. Krishna, “Understanding reuse, performance, and hardware cost of dnn dataflow: A data-centric approach,” in Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
2019
Closest in time.
doi: 10.1145/ 3330345. 3330386
T. Geng, T. Wang, C. Wu, C. Yang, W. Wu, A. Li, and M. Herbordt, “O3BNN: An out-of-order architecture for high-performance binarized neural network inference with fine-grained pruning,” in ACM International Conference on Supercomputing (ICS) · 2019
Closest in time.
doi: 10.1145/ 3295500.3356169
A. Li, T. Geng, T. Wang, M. Herbordt, S. Song, and K. Barker, “BSTC: A novel binarized-soft-tensor-core design for accelerating bit-based approximated neural nets,” in International Conference for High Performance Computing, Networking, Storage and Analysis (SC) · 2019
Closest in time.
S. Yun, M. Jeong, R. Kim, J. Kang, and H. J. Kim, “Graph transformer networks,” in Advances in Neural Information Processing Systems
2019
Closest in time.
C. W. Coley, W. Jin, L. Rogers, T. F. Jamison, T. S. Jaakkola, W. H. Green, R. Barzilay, and K. F. Jensen, “A graph-convolutional neural network model for the prediction of chemical reactivity,” Chemical Science
2019
Closest in time.
H. Yang, “AliGraph: A comprehensive graph neural network platform,” in Proceedings of the 25th ACM SIGKDD International Conference on Knowledge Discovery & Data Mining
2019
Closest in time.
2019
Closest in time.
H. Kung, B. McDanel, and S. Q. Zhang, “Packing sparse convolutional neural networks for efficient systolic array implementations: Column combining under joint optimization,” in Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)
2019
Closest in time.
H. Kwon, P. Chatarasi, V. Sarkar, T. Krishna, M. Pellauer, and A. Parashar, “MAESTRO: A data-centric approach to understand reuse, performance, and hardware cost of dnn mappings,” IEEE Micro
2020
Closest in time.
Z. Wu, S. Pan, F. Chen, G. Long, C. Zhang, and S. Y. Philip, “A comprehensive survey on graph neural networks,” IEEE Transactions on Neural Networks and Learning Systems
2020
Closest in time.
doi: 10.1109/TC.2020.3000118
T. Wang, T.Geng, A. Li, X. Jin, and M. Herbordt, “FPDeep: Scalable acceleration of CNN training on deeply-pipelined FPGA clusters,” IEEE Transactions on Computers · 2020
Closest in time.
doi: 10.1109/TPDS.2020.3013637
T. Geng, T. Wang, C. Wu, Y. Li, C. Yang, W. Wu, A. Li, and M. Herbordt, “O3BNN-R: An out-of-order architecture for high-performance and regularized BNN inference,” IEEE Transactions on Parallel and Distributed Systems · 2020
Closest in time.
M. Yan, L. Deng, X. Hu, L. Liang, Y. Feng, X. Ye, Z. Zhang, D. Fan, and Y. Xie, “HyGCN: A GCN accelerator with hybrid architecture,” in 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)
2020
Closest in time.
2020
Closest in time.
2020
Closest in time.
E. Qin, A. Samajdar, H. Kwon, V. Nadella, S. Srinivasan, D. Das, B. Kaul, and T. Krishna, “SIGMA: A sparse and irregular gemm accelerator with flexible interconnects for dnn training,” in 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)
2020
Closest in time.
B. Asgari, R. Hadidi, T. Krishna, H. Kim, and S. Yalamanchili, “ALRESCHA: A lightweight reconfigurable sparse-computation accelerator,” in 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)
2020
Closest in time.