Hardware/Software Co-Exploration of Neural Architectures

J. D. Schaffer, D. Whitley, and L. J. Eshelman, “Combinations of genetic algorithms and neural networks: A survey of the state of the art,” in International Workshop on Combinations of Genetic Algorithms and Neural Networks (COGANN) . IEEE, 1992, pp. 1–37

1992

Earlier work this paper cites.

R. J. Williams, “Simple statistical gradient-following algorithms for connectionist reinforcement learning,” Machine learning , vol. 8, no. 3-4, pp. 229–256, 1992

1992

Earlier work this paper cites.

V. Nair and G. E. Hinton, “Rectified linear units improve restricted boltzmann machines,” in International Conference on Machine Learning (ICML) , 2010, pp. 807–814

2010

Earlier work this paper cites.

D. P. Kingma and J. Ba, “Adam: A method for stochastic optimization,” arXiv preprint arXiv:1412.6980 , 2014

Original

2014

Earlier work this paper cites.

C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, “Optimizing fpga-based accelerator design for deep convolutional neural networks,” in International Symposium on Field-Programmable Gate Arrays (FPGA) . ACM, 2015, pp. 161–170

2015

Earlier work this paper cites.

S. Ioffe and C. Szegedy, “Batch normalization: Accelerating deep network training by reducing internal covariate shift,” arXiv preprint arXiv:1502.03167 , 2015

Original

2015

Earlier work this paper cites.

C. Zhang, D. Wu, J. Sun, G. Sun, G. Luo, and J. Cong, “Energy-efficient cnn implementation on a deeply pipelined fpga cluster,” in International Symposium on Low Power Electronics and Design (ISLPED) . ACM, 2016, pp. 326–331

2016

Earlier work this paper cites.

B. Baker, O. Gupta, N. Naik, and R. Raskar, “Designing neural network architectures using reinforcement learning,” arXiv preprint arXiv:1611.02167 , 2016

Original

2016

Earlier work this paper cites.

E. Real, S. Moore, A. Selle, S. Saxena, Y. L. Suematsu, J. Tan, Q. Le, and A. Kurakin, “Large-scale evolution of image classifiers,” arXiv preprint arXiv:1703.01041 , 2017

Original

2017

Earlier work this paper cites.

H. Liu, K. Simonyan, O. Vinyals, C. Fernando, and K. Kavukcuoglu, “Hierarchical representations for efficient architecture search,” arXiv preprint arXiv:1711.00436 , 2017

Original

2017

Earlier work this paper cites.

F. Shafiq, T. Yamada, A. T. Vilchez, and S. Dasgupta, “Automated flow for compressing convolution neural networks for efficient edge-computation with fpga,” arXiv preprint arXiv:1712.06272 , 2017

Original

2017

Earlier work this paper cites.

S. Venkataramani, A. Ranjan, S. Banerjee, D. Das, S. Avancha, A. Jagannathan, A. Durg, D. Nagaraj, B. Kaul, P. Dubey et al. , “Scaledeep: A scalable compute architecture for learning and evaluating deep networks,” in ACM SIGARCH Computer Architecture News , vol. 45, no. 2. ACM, 2017, pp. 13–26

2017

Earlier work this paper cites.

P. Whatmough, S. Lee, N. Mulholland, P. Hansen, S. Kodali, D. Brooks, and G. Wei, “Dnn engine: A 16nm sub-uj deep neural network inference accelerator for the embedded masses,” in 2017 IEEE Hot Chips 29 Symposium , 2017

2017

Earlier work this paper cites.

B. Zoph and Q. V. Le, “Neural architecture search with reinforcement learning,” in International Conference on Learning Representations (ICLR) , 2017

2017

Earlier work this paper cites.

L. Xie and A. Yuille, “Genetic cnn,” in International Conference on Computer Vision (ICCV) . IEEE, 2017, pp. 1388–1397

2017

Earlier work this paper cites.

Y.-H. Kim, B. Reddy, S. Yun, and C. Seo, “Nemo: Neuro-evolution with multiobjective optimization of deep neural network for speed and accuracy,” in ICML 2017 AutoML Workshop , 2017

2017

Cited alongside, same era.

Y. Shen, M. Ferdman, and P. Milder, “Maximizing cnn accelerator efficiency through resource partitioning,” in International Symposium on Computer Architecture (ISCA) . IEEE, 2017, pp. 535–547

2017

Cited alongside, same era.

H. Cai, T. Chen, W. Zhang, Y. Yu, and J. Wang, “Efficient architecture search by network transformation.” AAAI, 2018

2018

Cited alongside, same era.

B. Zoph, V. Vasudevan, J. Shlens, and Q. V. Le, “Learning transferable architectures for scalable image recognition,” in IEEE conference on Computer Vision and Pattern Recognition (CVPR) , 2018, pp. 8697–8710

2018

Cited alongside, same era.

B. Wu, X. Dai, P. Zhang, Y. Wang, F. Sun, Y. Wu, Y. Tian, P. Vajda, Y. Jia, and K. Keutzer, “Fbnet: Hardware-aware efficient convnet design via differentiable neural architecture search,” arXiv preprint arXiv:1812.03443 , 2018

T. Geng, T. Wang, A. Sanaullah, C. Yang, R. Xu, R. Patel, and M. Herbordt, “Fpdeep: Acceleration and load balancing of cnn training on fpga clusters,” in International Symposium on Field-Programmable Custom Computing Machines (FCCM) . IEEE, 2018, pp. 81–84

2018

Later among the works it cites.

X. Zhang, J. Wang, C. Zhu, Y. Lin, J. Xiong, W.-m. Hwu, and D. Chen, “Dnnbuilder: An automated tool for building high-performance dnn hardware accelerators for fpgas,” in International Conference on Computer-Aided Design (ICCAD) . ACM, 2018, p. 56

2018

Later among the works it cites.

X. Wei, Y. Liang, X. Li, C. H. Yu, P. Zhang, and J. Cong, “Tgpa: tile-grained pipeline architecture for low latency cnn inference,” in International Conference on Computer-Aided Design (ICCAD) . IEEE, 2018, pp. 1–8

2018

Later among the works it cites.

W. Jiang, E. H.-M. Sha, Q. Zhuge, L. Yang, H. Dong, and X. Chen, “On the design of minimal-cost pipeline systems satisfying hard/soft real-time constraints,” IEEE Transactions on Emerging Topics in Computing , 2018