Fetching the paper…
Reading the bibliography…
OS-based page sharing is a commonly used optimization in modern systems to reduce memory footprint.
J. Huh, J. Chang, D. Burger, and G. S. Sohi, “Coherence decoupling: Making use of incoherence,” in Architectural Support for Programming Languages and Operating Systems
2004
Earlier work this paper cites.
D. J. Bernstein, “Cache-timing attacks on aes,” tech. rep., 2005
2005
Earlier work this paper cites.
D. Page, “Partitioned cache architecture as a side-channel defence mechanism,” in IACR Eprint archive
2005
Earlier work this paper cites.
C. Percival, “Cache missing for fun and profit,” in The Technical BSD Conference
2005
Earlier work this paper cites.
D. A. Osvik, A. Shamir, and E. Tromer, “Cache attacks and countermeasures: The case of aes,” in CT-RSA
2006
Earlier work this paper cites.
J. Bonneau and I. Mironov, “Cache-collision timing attacks against aes,” in CHES
2006
Earlier work this paper cites.
M. Neve and J.-P. Seifert, “Advances on access-driven cache attacks on aes,” in International Workshop on Selected Areas in Cryptography
2006
Earlier work this paper cites.
E. Brickell, G. Graunke, M. Neve, and J.-P. Seifert, “Software mitigations to hedge aes against cache-based software side channel vulnerabilities,” in IACR Eprint archive
2006
Earlier work this paper cites.
Z. Wang and R. B. Lee, “New cache designs for thwarting software cache-based side channel attacks,” in International Symposium on Computer Architecture
2007
Earlier work this paper cites.
Z. Wang and R. B. Lee, “A novel cache architecture with enhanced performance and security,” in International Symposium on Microarchitecture
2008
Earlier work this paper cites.
A. Arcangeli, I. Eidus, and C. Wright, “Increasing memory density by using ksm,” in Proceedings of the linux symposium
2009
Earlier work this paper cites.
US Patent 7,500,048
G. Venkitachalam and M. Cohen, “Transparent page sharing on commodity operating systems,” Mar. 3 2009 · 2009
Earlier work this paper cites.
D. Gullasch, E. Bangerter, and S. Krenn, “Cache games – bringing access-based cache attacks on aes to practice,” in Security and Privacy (SP)
2011
Earlier work this paper cites.
L. Domnitser, A. Jaleel, J. Loew, N. Abu-Ghazaleh, and D. Ponomarev, “Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks,” ACM TACO
2012
Earlier work this paper cites.
T. Kim, M. Peinado, and G. Mainar-Ruiz, “STEALTHMEM: System-level protection against cache-based side channel attacks in the cloud,” in USENIX Security
2012
Earlier work this paper cites.
J. Kong, O. Aciicmez, J. P. Seifert, and H. Zhou, “Architecting against software cache-based side-channel attacks,” IEEE Transactions on Computers
2013
Earlier work this paper cites.
Y. Yarom and K. Falkner, “Flush+ reload: A high resolution, low noise, l3 cache side-channel attack.,” in USENIX Security
2014
Cited alongside, same era.
Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu, “Flipping bits in memory without accessing them: An experimental study of dram disturbance errors,” in ISCA
2014
Cited alongside, same era.
Y. Yarom and N. Benger, “Recovering openssl ecdsa nonces using the flush+ reload cache side-channel attack.,” IACR Cryptology ePrint Archive
2014
Cited alongside, same era.
F. Liu, Y. Yarom, Q. Ge, G. Heiser, and R. B. Lee, “Last-level cache side-channel attacks are practical,” in 2015 IEEE Symposium on Security and Privacy
2015
Cited alongside, same era.
Z. Zhou, M. K. Reiter, and Y. Zhang, “A software approach to defeating side channels in last-level caches,” in CCS
2016
M. Yan, B. Gopireddy, T. Shull, and J. Torrellas, “Secure hierarchy-aware cache replacement policy (sharp): Defending against cache-based side channel attacks,” in ISCA
2017
Later among the works it cites.
Z. He and R. B. Lee, “How secure is your cache against side-channel attacks?,” in MICRO
2017
Later among the works it cites.
Y. Zhang, “Cache side channels: State of the art and research opportunities,” in CCS
2017
Later among the works it cites.
Y. Yarom, D. Genkin, and N. Heninger, “Cachebleed: a timing attack on openssl constant-time rsa,” Journal of Cryptographic Engg
2017
Later among the works it cites.
M. Kayaalp, K. N. Khasawneh, H. A. Esfeden, J. Elwell, N. B. Abu-Ghazaleh, D. V. Ponomarev, and A. Jaleel, “Ric: Relaxed inclusion caches for mitigating llc side-channel attacks,” DAC
2017
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Cited alongside, same era.
M. Chiappetta, E. Savas, and C. Yilmaz, “Real time detection of cache-based side-channel attacks using hardware performance counters,” Appl. Soft Comput
2016
Cited alongside, same era.
M. Payer, “Hexpads: A platform to detect “stealth” attacks,” in Engineering Secure Software and Systems
2016
Cited alongside, same era.
Y. Wang, A. Ferraiuolo, D. Zhang, A. C. Myers, and G. E. Suh, “SecDCP: secure dynamic cache partitioning for efficient timing channel protection,” in Design Automation Conference (DAC)
2016
Cited alongside, same era.
D. Gruss, C. Maurice, K. Wagner, and S. Mangard, “Flush+ flush: a fast and stealthy cache attack,” in DIMVA
2016
Cited alongside, same era.
D. Gruss, C. Maurice, A. Fogh, M. Lipp, and S. Mangard, “Prefetch side-channel attacks: Bypassing smap and kernel aslr,” in CCS
2016
Cited alongside, same era.
G. Irazoqui, T. Eisenbarth, and B. Sunar, “Cross processor cache attacks,” in ASIACCS
2016
Cited alongside, same era.
P. Pessl, D. Gruss, C. Maurice, M. Schwarz, and S. Mangard, “Drama: Exploiting dram addressing for cross-cpu attacks.,” in USENIX Security
2016
Cited alongside, same era.
A. Raj and J. Dharanipragada, “Keep the pokerface on! thwarting cache side channel attacks by memory bus monitoring and cache obfuscation,” Journal of Cloud Computing
2017
Later among the works it cites.
P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, “Spectre attacks: Exploiting speculative execution,” ArXiv e-prints
2018
Later among the works it cites.
M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, and M. Hamburg, “Meltdown,” ArXiv e-prints
2018
Later among the works it cites.
M. Qureshi, “CEASER: Mitigating Conflit-Based Cache Attacks via Encrypted-Address and Remapping,” in MICRO
2018
Later among the works it cites.
V. Kiriansky, I. Lebedev, S. Amarasinghe, S. Devadas, and J. Emer, “DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors,” in MICRO
2018
Later among the works it cites.
F. Yao, M. Doroslovacki, and G. Venkataramani, “Are coherence protocol states vulnerable to information leakage?,” in HPCA
2018
Later among the works it cites.
M. Taram, A. Venkat, and D. Tullsen, “Mobilizing the micro-ops: Exploiting context sensitive decoding for security and energy efficiency,” in International Symposium on Computer Architecture (ISCA)
2018
Later among the works it cites.
X. Dong, Z. Shen, J. Criswell, A. L. Cox, and S. Dwarkadas, “Shielding software from privileged side-channel attacks,” in USENIX Security
2018
Later among the works it cites.
T. Bourgeat, I. Lebedev, A. Wright, S. Zhang, S. Devadas, et al
2018
Later among the works it cites.
(Accessed: March 25, 2019)
I. Corporation, “Intel® 64 and ia-32 architectures software developer manual.” https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf · 2019
Closest in time.
M. Yan, R. Sprabery, B. Gopireddy, C. Fletcher, R. Campbell, and J. Torrellas, “Attack directories, not caches: Side channel attacks in a non-inclusive world,” in Security and Privacy (SP)
2019
Closest in time.