Fetching the paper…
Reading the bibliography…
Machine learning applied to architecture design presents a promising opportunity with broad applications.
R. S. Sutton and A. G. Barto, Reinforcement Learning: An Introduction , 2nd ed. Cambridge, USA: MIT Press, 1998
1998
Earlier work this paper cites.
W. J. Dally and B. Towles, “Route packets, not wires: On-chip interconnection networks,” in Proceedings of the 38th Annual Design Automation Conference , June 2001
2001
Earlier work this paper cites.
D. A. Jiménez and C. Lin, “Dynamic branch prediction with perceptrons,” in International Symposium on High Performance Computer Architecture , Jan. 2001
2001
Earlier work this paper cites.
E. Ipek, S. A. McKee, B. de Supinski, M. Schulz, and R. Caruana, “Efficiently exploring architectural design spaces via predictive modeling,” in International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) , Oct. 2006
2006
Earlier work this paper cites.
T. W. Ainsworth and T. M. Pinkston, “On characterizing performance of the cell broadband engine element interconnect bus,” in International Symposium on Networks-on-Chip (NOCS) , May 2007
2007
Earlier work this paper cites.
P. Gratz, C. Kim, R. McDonald, S. W. Keckler, and D. Burger, “Implementation and evaluation of on-chip network architecture,” in International Conference on Computer Design , Nov. 2007
2007
Earlier work this paper cites.
Y. Hoskote, S. Vangal, A. Singh, H. Borkar, and S. Borkar, “A 5-ghz meh interconnect for a teraflops processor,” in IEEE Micro , Nov. 2007
2007
Earlier work this paper cites.
E. Ipek, S. A. McKee, K. Singh, R. Caruana, B. de Supinski, and M. Schulz, “Efficiently architectural design space exploration via predictive modeling,” in ACM Transactions on Architecture and Code Optimization (TACO) , Jan. 2008
2008
Earlier work this paper cites.
E. Ipek, O. Mutlu, J. F. Martinez, and R. Caruana, “Self-optimizing memory controller: A reinforcement learning approach,” in International Symposium on Computer Architecture , July 2008
2008
Earlier work this paper cites.
Y. Liu, E. Z. Zhang, and X. Shen, “A cross-input adaptive framework for gpu program optimizations,” in International Symposium on Parallel & Distributed Processing , July 2009
2009
Earlier work this paper cites.
A. N. Udipi, N. Muralimanohar, and R. Balasubramonian, “Towards scalable, energy-efficient, bus-based on-chip networks,” in International Symposium on High-Performance Computer Architecture , Jan. 2010
2010
Earlier work this paper cites.
N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basil, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, “The gem5 Simulator,” Computer Architecture News , vol. 39, pp. 1–7, 2011
2011
Earlier work this paper cites.
J. Howard, S. Dighe, S. R. Vangal, G. Ruhl, N. Borkar, S. Jain, V. Erraguntla, M. Konow, M. Riepen, M. Gries, G. Droege, T. Lund-Larsen, S. Steibl, S. Borkar, V. K. De, and R. V. D. Wijngaart, “A 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling,” in IEEE Journal of Solid-State Circuits , Jan. 2011
2011
Earlier work this paper cites.
D. A. Jiménez, “An optimized scaled neural branch predictor,” in International Conference on Computer Design , Oct. 2011
2011
Earlier work this paper cites.
C. D. Rosin, “Multi-armed bandits with episode context,” in Annals of Mathematics and Artificial Intelligence , Mar. 2011
2011
Earlier work this paper cites.
L. Chen and T. M. Pinkston, “Nord: Node-router decoupling for effective power-gating of on-chip routers,” in International Symposium on Microarchitecture , Dec. 2012
2012
Cited alongside, same era.
V. Mnih, K. Kavukcuoglu, D. Silver, A. Graves, I. Antonoglou, D. Wierstra, and M. Riedmiller, “Playing atari with deep reinforcement learning,” in NIPS Deep Learning Workshop , Dec. 2013
2013
Cited alongside, same era.
R. Ausavarungnirun, C. Fallin, X. Yu, K. K.-W. Chang, G. Nazario, R. Das, G. H. Loh, and O. Mutlu, “Design and evaluation of hierarchical rings with deflection routing,” in International Symposium on Computer Architecture and High Performance Computing , Oct. 2014
2014
Cited alongside, same era.
M. Badr and N. E. Jerger, “Synfull: synthetic traffic models capturing cache coherent behaviour,” in International Symposium on Computer Architecture (ISCA) , 2014
2014
Cited alongside, same era.
V. Mnih, A. P. Badia, M. Mirza, A. Graves, T. Harley, T. P. Lillicrap, D. Silver, and K. Kavukcuoglu, “Asynchronous methods for deep reinforcement learning,” in International Conference on Machine Learning , June 2016
2016
Later among the works it cites.
D. Silver, A. Huang, C. J. Maddison, A. Guez, L. Sifre, G. van den Driessche, J. Schrittwieser, I. Antonoglou, V. Panneershelvam, M. Lanctot, S. Dieleman, D. Grewe, J. Nham, N. Kalchbrenner, I. Sutskever, T. Lillicrap, M. Leach, K. Kavukcuoglu, T. Graepel, and D. Hassabis, “Mastering the game of go with deep neural networks and tree search,” in Nature , Jan. 2016
2016
Later among the works it cites.
E. Teran, Z. Wang, and D. A. Jiménez, “Perceptron learning for reuse prediction,” in International Symposium on Microarchitecture , Oct. 2016
2016
Later among the works it cites.
N. E. Jerger, T. Krishna, and L.-S. Peh, On-Chip Networks , 2nd ed. Morgan Claypool, 2017
2017
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
N. E. Jerger, A. Kannan, Z. Li, and G. H. Loh, “Noc architectures for silicon interposer systems,” in International Symposium on Microarchitecture , Dec. 2014
2014
Cited alongside, same era.
J.-Y. Won, X. Chen, P. Gratz, J. Hu, and V. Soteriou, “Up by their bootstraps: Online learning in artificial neural networks for cmp uncore power management,” in International Symposium on High Performance Computer Architecture , June 2014
2014
Cited alongside, same era.
S. Das, J. R. Doppa, D. H. Kim, P. P. Pande, and K. Chakrabarty, “Optimizing 3d noc design for energy efficiency: A machine learning approach,” in International Conference on Computer-Aided Design , Nov. 2015
2015
Cited alongside, same era.
A. Kannan, N. E. Jerger, and G. H. Loh, “Enabling interposer-based disintegration of multi-core processors,” in International Symposium on Microarchitecture , Dec. 2015
2015
Cited alongside, same era.
G. H. Loh, N. E. Jerger, A. Kannan, and Y. Eckert, “Interconnect-memory challenges for multi-chip, silicon interposer systems,” in International Symposium on Memory Systems , Oct. 2015
2015
Cited alongside, same era.
A. Yazdanbakhsh, J. Park, H. Sharma, P. Lotfi-Kamran, and H. Esmaeilzadeh, “Neural acceleration for gpu throughput processors,” in International Symposium on Microarchitecture , Dec. 2015
2015
Cited alongside, same era.
J. Balkind, M. McKeown, Y. Fu, T. M. Nguyen, Y. Zhou, A. Lavrov, M. Shahrad, A. Fuchs, S. Payne, X. Liang, M. Matl, and D. Wentzlaff, “Openpiton: An open source manycore research framework,” in Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems , Feb 2016
2016
Cited alongside, same era.
S. Das, J. R. Doppa, P. P. Pande, and K. Chakrabarty, “Energy-efficient and reliable 3d network-on-chip (noc): Architectures and optimization algorithms,” in International Conference on Computer-Aided Design , Nov. 2016
2016
Cited alongside, same era.
N. P. Jouppi, C. Young, N. Patil, D. Patterson, G. Agrawal, R. Bajwa, S. Bates, S. Bhatia, N. Boden, A. Borchers, R. Boyle, P. luc Cantin, C. Chao, C. Clark, J. Coriell, M. Daley, M. Dau, J. Dean, B. Gelb, T. V. Ghaemmaghami, R. Gottipati, W. Gulland, R. Hagmann, C. R. Ho, D. Hogberg, J. Hu, R. Hundt, D. Hurt, J. Ibarz, A. Jaffey, A. Jaworski, A. Kaplan, H. Khaitan, A. Koch, N. Kumar, S. Lacy, J. Laudon, J. Law, D. Le, C. Leary, Z. Liu, K. Lucke, A. Lundin, G. MacKean, A. Maggiore, M. Mahony, K. Miller, R. Nagarajan, R. Narayanaswami, R. Ni, K. Nix, T. Norrie, M. Omernick, N. Penukonda, A. Phelps, and J. Ross, “In-datacenter performance analysis of a tensor processing unit,” in International Symposium on Computer Architecture , Dec. 2017
2017
Later among the works it cites.
H. Kwon, A. Samajdar, and T. Krishna, “Rethinking nocs for spatial neural network accelerators,” in International Symposium on Networks-on-Chip , Oct. 2017
2017
Later among the works it cites.
B. Reagen, J. M. Hernández-Lobato, R. Adolf, M. Gelbart, P. Wahtmoug, G.-Y. Wei, and D. Brooks, “A case for efficient accelerator design space exploration via bayesian optimization,” in International Symposium on Low Power Electronics and Design , July 2017
2017
Later among the works it cites.
D. Silver, J. Schrittwieser, K. Simonyan, I. Antonoglou, A. Huang, A. Guez, T. Hubert, L. Baker, M. Lai, A. Bolton, Y. Chen, T. Lillicrap, F. Hui, L. Sifre, G. van den Driessche, T. Graepel, and D. Hassabis, “Mastering the game of go without human knowledge,” in Nature , Oct. 2017
2017
Later among the works it cites.
Y. Zeng and X. Guo, “Long short term memory based hardware prefetcher,” in International Symposium on Memory Systems , Oct. 2017
2017
Later among the works it cites.
F. Alazemi, A. Azizimazreah, B. Bose, and L. Chen, “Routerless networks-on-chip,” in IEEE International Symposium on High Performance Computer Architecture , Feb. 2018
2018
Later among the works it cites.
Q. Fettes, M. Clark, R. Bunescu, A. Karanth, and A. Louri, “Dynamic Voltage and Frequency Scaling in NoCs with Supervised and Reinforcement Learning Techniques,” IEEE Transactions on Computers (TC) , Oct. 2018
2018
Later among the works it cites.
B. Hong, Y. Ro, and J. Kim, “Multi-dimensional parallel training of winograd layer on memory-centric architecture,” in International Symposium on Microarchitecture , Oct. 2018
2018
Later among the works it cites.
M. McKeown, A. Lavrov, M. Shahrad, P. J. Jackson, Y. Fu, J. Balkind, T. M. Nguyen, K. Lim, Y. Zhou, and D. Wentzlaff, “Power and energy characterization of an open source 25-core manycore processor,” in International Symposium on High Performance Computer Architecture , Feb 2018
2018
Later among the works it cites.
J. Yin, Z. Lin, O. Kayiran, M. Poremba, M. S. B. Altaf, N. E. Jerger, and G. H. Loh, “Modular routing design for chiplet-based systems,” in International Symposium on Computer Architecture , June 2018
2018
Later among the works it cites.