SMoTherSpectre: exploiting speculative execution through port contention

Cache Attacks and Countermeasures: The Case of AES. In Topics in Cryptology

Dag Arne Osvik, Adi Shamir, and Eran Tromer. 2006 · 2006

Earlier work this paper cites.

Covert and Side Channels Due to Processor Architecture. In Proceedings of the 22Nd Annual Computer Security Applications Conference (ACSAC ’06) . IEEE Computer Society, Washington, DC, USA, 473–482

Zhenghong Wang and Ruby B. Lee. 2006 · 2006

Earlier work this paper cites.

Cheap hardware parallelism implies cheap security. In Fault Diagnosis and Tolerance in Cryptography, 2007. FDTC 2007. Workshop on . IEEE, 80–91

Onur Aciicmez and Jean-Pierre Seifert. 2007 · 2007

Earlier work this paper cites.

Reconstructing RSA Private Keys from Random Key Bits. In Advances in Cryptology - CRYPTO 2009, 29th Annual International Cryptology Conference, Santa Barbara, CA, USA, August 16-20, 2009. Proceedings (Lecture Notes in Computer Science) , Shai Halevi (Ed.), Vol. 5677. Springer, 1–17

Nadia Heninger and Hovav Shacham. 2009 · 2009

Earlier work this paper cites.

Bypassing memory protections: The future of exploitation. In USENIX Security

Alexander Sotirov. 2009 · 2009

Earlier work this paper cites.

Efficient Cache Attacks on AES, and Countermeasures

Eran Tromer, Dag Arne Osvik, and Adi Shamir. 2010 · 2010

Earlier work this paper cites.

Cross-VM side channels and their use to extract private keys. In the ACM Conference on Computer and Communications Security, CCS’12, Raleigh, NC, USA, October 16-18, 2012 , Ting Yu, George Danezis, and Virgil D. Gligor (Eds.). ACM, 305–316

Yinqian Zhang, Ari Juels, Michael K. Reiter, and Thomas Ristenpart. 2012 · 2012

Earlier work this paper cites.

Practical timing side channel attacks against kernel space ASLR. In 2013 IEEE Symposium on Security and Privacy . IEEE, 191–205

Ralf Hund, Carsten Willems, and Thorsten Holz. 2013 · 2013

Earlier work this paper cites.

FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-channel Attack. In USENIX Security Symposium

Yuval Yarom and Katrina Falkner. 2014 · 2014

Earlier work this paper cites.

Intel 64 and IA-32 architectures optimization reference manual

Intel Coorporation. 2016 · 2016

Earlier work this paper cites.

Jump over ASLR: Attacking branch predictors to bypass ASLR. In The 49th Annual IEEE/ACM International Symposium on Microarchitecture . IEEE Press, 40

Dmitry Evtyushkin, Dmitry Ponomarev, and Nael Abu-Ghazaleh. 2016 · 2016

Earlier work this paper cites.

Covert Shotgun

Anders Fogh. [n.d.] · 2016

Earlier work this paper cites.

Flush+Flush: A Fast and Stealthy Cache Attack. In Detection of Intrusions and Malware, and Vulnerability Assessment

Daniel Gruss, Clémentine Maurice, Klaus Wagner, and Stefan Mangard. 2016 · 2016

Cited alongside, same era.

Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX. In USENIX Security Symposium

Craig Disselkoen, David Kohlbrenner, Leo Porter, and Dean Tullsen. 2017 · 2017

Cited alongside, same era.

Kaslr is dead: long live kaslr. In International Symposium on Engineering Secure Software and Systems . Springer, 161–176

Daniel Gruss, Moritz Lipp, Michael Schwarz, Richard Fellner, Clémentine Maurice, and Stefan Mangard. 2017 · 2017

Cited alongside, same era.

Port Contention for Fun and Profit

Alejandro Cabrera Aldaya, Billy Bob Brumley, Sohaib ul Hassan, Cesar Pereida García, and Nicola Tuveri. 2018 · 2018

Cited alongside, same era.

Speculative Store Bypass Disable

AMD. 2018 · 2018

Cited alongside, same era.

Speculative Buffer Overflows: Attacks and Defenses

Vladimir Kiriansky and Carl Waldspurger. 2018 · 2018

Later among the works it cites.

Spectre Attacks: Exploiting Speculative Execution. In IEEE Symposium on Security and Privacy

Paul Kocher, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2018 · 2018

Later among the works it cites.

Spectre Returns! Speculation Attacks using the Return Stack Buffer. In USENIX Workshop On Offensive Technologies

Esmaeil Mohammadian Koruyeh, Khaled N. Khasawneh, Chengyu Song, and Nael Abu-Ghazaleh. 2018 · 2018

Later among the works it cites.

Automated Instruction Stream Throughput Prediction for Intel and AMD Microarchitectures

Original

Jan Laukemann, Julian Hammer, Johannes Hofmann, Georg Hager, and Gerhard Wellein. 2018 · 2018

Later among the works it cites.

Meltdown: Reading Kernel Memory from User Space. In USENIX Security Symposium

Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018 · 2018