Fetching the paper…
Reading the bibliography…
Convolutional Neural Networks have rapidly become the most successful machine learning algorithm, enabling ubiquitous machine vision and intelligent decisions on even embedded computing-systems.
High Performance Convolutional Neural Networks for Document Processing. In Tenth International Workshop on Frontiers in Handwriting Recognition . Suvisoft
K. Chellapilla, S. Puri, and P. Simard. 2006 · 2006
Earlier work this paper cites.
CNP: An FPGA-Based Processor for Convolutional Networks. In Proc. of IEEE FPL . IEEE, 32–37
C. Farabet, C. Poulet, J. Y. Han, and Y. LeCun. 2009 · 2009
Earlier work this paper cites.
Roofline: An Insightful Visual Performance Model for Multicore Architectures
S. Williams, A. Waterman, and D. Patterson. 2009 · 2009
Earlier work this paper cites.
Artificial Neural Networks in Hardware: A Survey of Two Decades of Progress
J. Misra and I. Saha. 2010 · 2010
Earlier work this paper cites.
ImageNet Classification with Deep Convolutional Neural Networks. In NIPS 2012 . USA, 1097–1105
A. Krizhevsky, I. Sutskever, and G.E. Hinton. 2012 · 2012
Earlier work this paper cites.
Exploiting Linear Structure within Convolutional Networks for Efficient Evaluation. In Advances in Neural Information Processing Systems 27 (NIPS 2014) . 1269–1277
E. L. Denton, W. Zaremba, J. Bruna, Y. LeCun, and R. Fergus. 2014 · 2014
Earlier work this paper cites.
1.1 Computing’s Energy Problem (And What We Can Do About It). In ISSCC 2014 . IEEE, 10–14
M. Horowitz. 2014 · 2014
Earlier work this paper cites.
Very Deep Convolutional Networks for Large-Scale Image Recognition
K. Simonyan and A. Zisserman. 2014 · 2014
Earlier work this paper cites.
S. Han, H. Mao, and W. J. Dally. 2015a · 2015
Earlier work this paper cites.
Learning both Weights and Connections for Efficient Neural Networks
S. Han, J. Pool, J. Tran, and W. J. Dally. 2015b · 2015
Earlier work this paper cites.
Sparse Convolutional Neural Networks. In The IEEE Conference on Computer Vision and Pattern Recognition (CVPR) . 806–814
B. Liu, M. Wang, H. Foroosh, M.F. Tappen, and M. Pensky. 2015 · 2015
Earlier work this paper cites.
Accelerating Deep Convolutional Neural Networks Using Specialized Hardware
K. Ovtcharov, O. Ruwase, J. Kim, J. Fowers, K. Strauss, and E. Chung. 2015 · 2015
Earlier work this paper cites.
Resiliency of Deep Neural Networks under Quantization
Wonyong Sung, Sungho Shin, and Kyuyeon Hwang. 2015 · 2015
Earlier work this paper cites.
Optimizing FPGA-Based Accelerator Design for Deep Convolutional Neural Networks. In FPGA 2015 . ACM
C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong. 2015 · 2015
Earlier work this paper cites.
TensorFlow: Large-Scale Machine Learning on Heterogeneous Distributed Systems
M. Abadi, A. Agarwal, P. Barham, E. Brevdo, Z. Chen, C. Citro, G. S Corrado, A. Davis, J. Dean, M. Devin, et al · 2016
Earlier work this paper cites.
Ternary Neural Networks for Resource-Efficient AI Applications
H. Alemdar, N. Caldwell, V. Leroy, A. Prost-Boucle, and F. Pétrot. 2016 · 2016
Earlier work this paper cites.
YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights. In ISVLSI 2016 . IEEE, 236–241
R. Andri, L. Cavigelli, D. Rossi, and L. Benini. 2016 · 2016
Earlier work this paper cites.
DianNao Family: Energy-Efficient Hardware Accelerators for Machine Learning
Y. Chen, T. Chen, Z. Xu, N. Sun, and O. Temam. 2016a · 2016
Earlier work this paper cites.
Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks. In ISCA, 2016 ACM/IEEE . IEEE, 367–379
Y. Chen, J. Emer, and V. Sze. 2016b · 2016
Earlier work this paper cites.
Binarized Neural Networks: Training Neural Networks with Weights and Activations Constrained to +1 or -1
Matthieu Courbariaux, Itay Hubara, Daniel Soudry, Ran El-Yaniv, and Yoshua Bengio. 2016 · 2016
Earlier work this paper cites.
Convolutional Networks for Fast, Energy-Efficient Neuromorphic Computing
S. K. Esser, P. A Merolla, J. V. Arthur, A. S Cassidy, R. Appuswamy, A. Andreopoulos, D. J. Berg, McKinstry, et al · 2016
Earlier work this paper cites.
CaffePresso: An Optimized Library for Deep Learning on Embedded Accelerator-Based Platforms. In Proc. CASES
G. Hegde, Siddhartha, N. Ramasamy, and N. Kapre. 2016 · 2016
Earlier work this paper cites.
SqueezeNet: AlexNet-Level Accuracy with 50 × \times Fewer Parameters and < 1 <1 MB Model Size
F.N. Iandola, M.W. Moskewicz, K. Ashraf, S. Han, W.J. Dally, and K. Keutzer. 2016 · 2016
Earlier work this paper cites.
Stripes: Bit-Serial Deep Neural Network Computing. In MICRO 2016 . IEEE, 1–12
P. Judd, J. Albericio, T. Hetherington, T. M Aamodt, and A. Moshovos. 2016 · 2016
Earlier work this paper cites.
Bitwise Neural Networks
Minje Kim and Paris Smaragdis. 2016 · 2016
Cited alongside, same era.
Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC. In FPT 2016 . 77–84
E. Nurvitadhi, D. Sheffield, Jaewoong Sim, A. Mishra, G. Venkatesh, and D. Marr. 2016 · 2016
Cited alongside, same era.
FPGA Based Implementation of Deep Neural Networks Using On-chip Memory Only. In ICASSP . IEEE, 1011–1015
Jinhwan Park and Wonyong Sung. 2016 · 2016
Cited alongside, same era.
XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks
M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi. 2016 · 2016
Cited alongside, same era.
Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators. In ISCA 2016 . IEEE Press
B. Reagen, P. Whatmough, R. Adolf, S. Rama, H. Lee, S. K. Lee, J.M. Hernández-Lobato, G. Wei, and D. Brooks. 2016 · 2016
Cited alongside, same era.
FP-BNN: Binarized Neural Network on FPGA
S. Liang, S. Yin, L. Liu, W. Luk, and S. Wei. 2017 · 2017
Later among the works it cites.
Compute Library
ARM Limited. 2017 · 2017
Later among the works it cites.
An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks. In FPL 2017 . IEEE, 1–8
Y. Ma, Y. Cao, S. Vrudhula, and J. Seo. 2017a · 2017
Later among the works it cites.
Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks. In FPGA 2017 . ACM, 45–54
Y. Ma, Y. Cao, S. Vrudhula, and J. Seo. 2017b · 2017
Later among the works it cites.
WRPN: Wide Reduced-Precision Networks
A.K. Mishra, E. Nurvitadhi, J.J. Cook, and D. Marr. 2017 · 2017
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Darknet: Open Source Neural Networks in C
J. Redmon. 2013–2016 · 2016
Cited alongside, same era.
YOLO9000: Better, Faster, Stronger
J. Redmon and A. Farhadi. 2016 · 2016
Cited alongside, same era.
DnnWeaver
H. Sharma, J. Park, E. Amaro, B. Thwaites, P. Kotha, A. Gupta, J. K. Kim, A. Mishra, and H. Esmaeilzadeh. 2016 · 2016
Cited alongside, same era.
fpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs. In FCCM . IEEE, 40–47
S.I. Venieris and C. Bouganis. 2016 · 2016
Cited alongside, same era.
S. Zagoruyko and N. Komodakis. 2016 · 2016
Cited alongside, same era.
Caffeine: Towards Uniformed Representation and Acceleration for Deep Convolutional Neural Networks. In ICCAD . IEEE
Chen Zhang, Zhenman Fang, Peipei Zhou, Peichen Pan, and Jason Cong. 2016 · 2016
Cited alongside, same era.
DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients
S. Zhou, Z. Ni, X. Zhou, H. Wen, Y. Wu, and Y. Zou. 2016 · 2016
Cited alongside, same era.
D. Moss, E. Nurvitadhi, J. Sim, A. Mishra, D. Marr, S. Subhaschandra, and P. Leong. 2017 · 2017
Later among the works it cites.
A Fully Connected Layer Elimination for a Binarized Convolutional Neural Network on an FPGA. In FPL 2017 . IEEE, 1–4
H. Nakahara, T. Fujii, and S. Sato. 2017a · 2017
Later among the works it cites.
A Demonstration of the GUINNESS: A GUI based Neural NEtwork SyntheSizer for an FPGA. In FPL 2017 . IEEE, 1–1
H. Nakahara, H. Yonekawa, T. Fujii, M. Shimoda, and S. Sato. 2017b · 2017
Later among the works it cites.
Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks?. In FPGA 2017 . ACM
E. Nurvitadhi, G. Venkatesh, J. Sim, D. Marr, R. Huang, J. Ong Gee Hock, Y. Liew, K. Srivatsan, D. Moss, S Subhaschandra, et al · 2017
Later among the works it cites.
Generic and Universal Parallel Matrix Summation with a Flexible Compression Goal for Xilinx FPGAs. In FPL 2017
Th. B. Preußer. 2017 · 2017
Later among the works it cites.
Scalable High-Performance Architecture for Convolutional Ternary Neural Networks on FPGA. In FPL . IEEE
A. Prost-Boucle, A. Bourge, F. Pétrot, H. Alemdar, N. Caldwell, and V. Leroy. 2017 · 2017
Later among the works it cites.
FINN: A Framework for Fast, Scalable Binarized Neural Network Inference. In FPGA 2017 . ACM
Y. Umuroglu, N. J Fraser, G. Gambardella, M. Blott, P. Leong, M. Jahre, and K. Vissers. 2017 · 2017
Later among the works it cites.
Streamlined Deployment for Quantized Neural Networks
Y. Umuroglu and M. Jahre. 2017 · 2017
Later among the works it cites.
Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs. In DAC 2017 . ACM, 29
X. Wei, Peng Yu, C. H. and, Y. Chen, Y. Wang, H. Hu, Y. Liang, and J. Cong. 2017 · 2017
Later among the works it cites.
Zynq-7000 All Programmable SoC Data Sheet:Overview
Xilinx, Inc. 2017 · 2017
Later among the works it cites.
On-Chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA. In IPDPSW 2017 . IEEE, 98–105
H. Yonekawa and H. Nakahara. 2017 · 2017
Later among the works it cites.
Scalpel: Customizing dnn pruning to the underlying hardware parallelism. In ISCA 2017 . ACM, 548–560
J. Yu, A. Lukefahr, D. Palframan, G. Dasika, R. Das, and S. Mahlke. 2017 · 2017
Later among the works it cites.
Improving the Performance of OpenCL-Based FPGA Accelerator for Convolutional Neural Network. In FPGA . 25–34
J. Zhang and J. Li. 2017 · 2017
Later among the works it cites.
Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs. In FPGA
R. Zhao, W. Song, W. Zhang, T. Xing, J. Lin, M. Srivastava, R. Gupta, and Z. Zhang. 2017 · 2017
Later among the works it cites.
Incremental Network Quantization: Towards Lossless CNNs with Low-Precision Weights
A. Zhou, A. Yao, Y. Guo, L. Xu, and Y. Chen. 2017 · 2017
Later among the works it cites.
Hardware-Optimized Pruning Methods For Efficient Low Precision Deep Neural Networks on FPGAs. In Under Review
Julian Faraone, Giulio Gambardella, David Boland, Nicholas J. Fraser, Michaela Blott, and Philip H.W. Leong. 2018 · 2018
Closest in time.
QNN-MO-PYNQ
Xilinx Research Labs. 2018 · 2018
Closest in time.
Accuracy to Throughput Trade-offs for Reduced Precision Neural Networks on Reconfigurable Logic. In ARC 2018 . ACM, To Appear
Jiang Su, Nicholas J. Fraser, Giulio Gambardella, Michaela Blott, Gianluca Durelli, David B. Thomas, Philip H. W. Leong, and Peter Y. K. Cheung. 2018 · 2018
Closest in time.