Fetching the paper…
Reading the bibliography…
Convolutional neural networks have shown tremendous performance capabilities in computer vision tasks, but their excessive amounts of weight storage and arithmetic operations prevent them from being adopted in embedded environments.
Y. LeCun, J. S. Denker, and S. A. Solla, “Optimal brain damage,” in Proc. Advances in Neural Inf. Process. Syst. , 1990, pp. 598–605
1990
Earlier work this paper cites.
B. Hassibi and D. G. Stork, “Second order derivatives for network pruning: Optimal brain surgeon,” in Proc. Advances in Neural Inf. Process. Syst. , 1993, pp. 164–171
1993
Earlier work this paper cites.
B. Hassibi, D. G. Stork, and G. J. Wolff, “Optimal brain surgeon and general network pruning,” in Proc. Int. Conf. Neural Networks , 1993, pp. 293–299
1993
Earlier work this paper cites.
A. Krizhevsky, I. Sutskever, and G. E. Hinton, “ImageNet classification with deep convolutional neural networks,” in Proc. Advances in Neural Inf. Process. Syst. , 2012, pp. 1097–1105
2012
Earlier work this paper cites.
2014
Earlier work this paper cites.
R. Grishick, J. Donahue, T. Darrell, and J. Malik, “Rich feature hierarchies for accurate object detection and semantic segmentation,” in Proc. Comput. Vision and Pattern Recognition , 2014, pp. 580–587
2014
Earlier work this paper cites.
T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam, “DianNao: A small-footprint high-throughput accelerator for ubiquitous machine-learning,” in Proc. Int. Conf. Architectural Support for Programming Languages and Operating Syst. , 2014, pp. 269–283
2014
Earlier work this paper cites.
2014
Earlier work this paper cites.
2015
Earlier work this paper cites.
2015
Earlier work this paper cites.
2015
Earlier work this paper cites.
S. Ren, K. He, R. Girshick, and J. Sun, “Faster R-CNN: Towards real-time object detection with region proposal networks,” in Proc. Advances in Neural Inf. Process. Syst. , 2015, pp. 1–9
2015
Earlier work this paper cites.
2015
Earlier work this paper cites.
C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, “Optimizing FPGA-based accelerator design for deep convolutional neural networks,” in Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays , 2015, pp. 161–170
2015
Earlier work this paper cites.
2015
Earlier work this paper cites.
O. Russakovsky, J. Deng, H. Su, J. Krause, S. Satheesh, Z. Ma, S.a dn Huang, A. Karpathy, A. Khosla, M. Bernstein, A. C. Berg, and L. Fei-Fei, “ImageNet large scale visual recognition challenge,” Int. J. Comput. Vision , vol. 115, no. 3, pp. 211–252, Dec. 2015
2015
Cited alongside, same era.
2016
Cited alongside, same era.
2016
Cited alongside, same era.
J. Albericio, P. Judd, T. Hetherington, T. Aamodt, N. E. Jerger, and A. Moshovos, “Cnvlutin: Ineffectual-neuron-free deep neural network computing,” in Proc. Int. Symp. Comput. Architecture , 2016, pp. 1–13
2016
2017
Later among the works it cites.
J. Yu, A. Lukefahr, D. Palframan, G. Dasika, R. Das, and S. Mahlke, “Scalpel: Customizing DNN pruning to the underlying hardware parallelism,” in Proc. Int. Symp. Comput. Architecture , 2017, pp. 548–560
2017
Later among the works it cites.
2017
Later among the works it cites.
N. Yu, S. Qiu, X. Hu, and J. Li, “Accelerating convolutional neural networks by group-wise 2D-filter pruning,” in Proc. Int. Joint Conf. Neural Networks , 2017, pp. 2502–2509
2017
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Cited alongside, same era.
L. Song, Y. Wang, Y. Han, X. Zhao, B. Liu, and X. Li, “C-Brain: A deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization,” in Proc. Design Automation Conf. , 2016, pp. 123:1–123:6
2016
Cited alongside, same era.
J. Qiu, J. Wang, S. Yao, K. Guo, B. Li, E. Zhou, J. Yu, T. Tang, N. Xu, S. Song, Y. Wang, and H. Yang, “Going deeper with embedded FPGA platform for convolutional neural network,” in Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays , 2016, pp. 26–35
2016
Cited alongside, same era.
M. Motamedi, P. Gysel, V. Akella, and S. Ghiasi, “Design space exploration of FPGA-based deep convolutional neural networks,” in Proc. Asia and South Pacific Design Automation Conf. , 2016, pp. 575–580
2016
Cited alongside, same era.
2016
Cited alongside, same era.
2016
Cited alongside, same era.
D. Kadetotad, S. Arunachalam, C. Chakrabarti, and J.-S. Seo, “Efficient memory compression in deep neural networks using coarse-grain sparsification for speech applications,” in Proc. Int. Conf. Comput. Aided Design , 2016
2016
Cited alongside, same era.
2016
Cited alongside, same era.
S. Zhang, Z. Du, L. Zhang, H. Lan, S. Liu, L. Li, Q. Guo, T. Chen, and Y. Chyen, “Cambricon-X: An accelerator for sparse neural networks,” in Proc. Int. Symp. Micro-architecture , 2016, pp. 20:1–20:12
2016
Cited alongside, same era.
S. Anwar, K. Hwang, and W. Sung, “Structured pruning of deep convolutional neural networks,” ACM J. on Emerging Technologies in Computing Syst. , vol. 13, no. 3, pp. 32:1–32:18, feb 2017
2017
Later among the works it cites.
2017
Later among the works it cites.
J. Park, S. Li, W. Wen, P. T. P. Tang, H. Li, Y. Chen, and P. Dubey, “Faster CNNs with direct sparse convolutions and guided pruning,” in Proc. Int. Conf. Learning Representations , 2017
2017
Later among the works it cites.
Y. Boo and W. Sung, “Structured sparse ternary weight coding of deep neural networks for efficient hardware implementations,” in Proc. IEEE Workshop on Signal Process. Syst. Design and Implementation , 2017
2017
Later among the works it cites.
S. Han, J. Kang, H. Mao, Y. Hu, X. Li, Y. Li, D. Xie, H. Luo, S. Yao, Y. Wang, H. Yang, and W. J. Dally, “ESE: Efficient speech recognition engine with sparse LSTM on FPGA,” in Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays , 2017, pp. 75–84
2017
Later among the works it cites.
A. Parashar, M. Rhu, A. Mukkara, A. Puglielli, R. Venkatesan, B. Khailany, J. Emer, S. W. Keckler, and W. J. DAlly, “SCNN: An accelerator for compressed-sparse convolutional neural networks,” in Proc. Int. Symp. Comput. Architecture , 2017
2017
Later among the works it cites.
D. Kim, J. Ahn, and S. Yoo, “A novel zero weight/activation-aware hardware architecture of convolutional neural network,” in Proc. Design, Automation & Test in Europe Conf. & Exhibition , 2017, pp. 1462–1467
2017
Later among the works it cites.
2017
Later among the works it cites.
J. Jo, S. Cha, D. Rho, and I.-C. Park, “DSIP: A scalable inference accelerator for convolutional neural networks,” IEEE J. Solid-State Circuits , vol. 53, no. 2, pp. 605–618, Feb. 2018
2018
Closest in time.
2018
Closest in time.
W. Wen, C. Wu, Y. Wang, Y. Chen, and H. Li, “Learning structured sparsity in deep neural networks,” in Proc. Advances in Neural Inf. Process. Syst. , 2016, pp. 2074–2082
2082
Closest in time.