Fetching the paper…
Reading the bibliography…
The use of low-precision fixed-point arithmetic along with stochastic rounding has been proposed as a promising alternative to the commonly used 32-bit floating point arithmetic to enhance training neural networks training in terms of performance and energy efficiency.
Iwata, Yoshida, and Matsuda, “ An artificial neural network accelerator using general purpose 24 bit floating point digital signal processors
1989
Earlier work this paper cites.
D. Hammerstrom, “ A VLSI architecture for high-performance, low-cost, on-chip learning
1990
Earlier work this paper cites.
V. Vanhoucke, A. Senior, and M. Z. Mao, “ Improving the speed of neural networks on CPUs
2011
Earlier work this paper cites.
2014
Earlier work this paper cites.
M. Courbariaux, Y. Bengio, and J.-P. David, “ Low precision arithmetic for deep learning
2014
Earlier work this paper cites.
K. He, X. Zhang, S. Ren, and J. Sun, “ Deep Residual Learning for Image Recognition
2015
Earlier work this paper cites.
K. He, X. Zhang, S. Ren, and J. Sun, “ Deep Residual Learning for Image Recognition
2015
Earlier work this paper cites.
2015
Cited alongside, same era.
2015
Cited alongside, same era.
F. Li, B. Zhang, and B. Liu, “ Ternary Weight Networks
2016
Cited alongside, same era.
2016
Cited alongside, same era.
K. Guo, S. Zeng, J. Yu, Y. Wang, and H. Yang, “ A Survey of FPGA Based Neural Network Accelerator
2017
Later among the works it cites.
2017
Later among the works it cites.
X. Chen, X. Hu, N. Xu, H. Zhou, H. Zhou, and N. Xu, “ FxpNet: Training deep convolutional neural network in fixed-point representation
2017
Later among the works it cites.
2017
Later among the works it cites.
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
2016
Cited alongside, same era.
2017
Cited alongside, same era.
2017
Later among the works it cites.