Fetching the paper…
Reading the bibliography…
Modern DRAM modules are often equipped with hardware error correction capabilities, especially for DRAM deployed in large-scale data centers, as process technology scaling has increased the susceptibility of these devices to errors.
M.-Y. Hsiao, “A Class of Optimal Minimum Odd-Weight-Column SEC-DED Codes,” IBM Journal of Research and Development
1970
Earlier work this paper cites.
P. J. Denning, “Virtual Memory,” ACM Computing Surveys (CSUR)
1970
Earlier work this paper cites.
W. W. Chu and H. Opderbeck, “The Page Fault Frequency Replacement Algorithm,” in Fall Joint Computer Conference
1972
Earlier work this paper cites.
R. K. Gupta, M. Franklin, et al
1978
Earlier work this paper cites.
H. M. Levy, P. H. Lipman, et al
1982
Earlier work this paper cites.
J. D. Owens, P. Mattson, U. J. Kapasi, W. J. Dally, and S. Rixner, “Memory Access Scheduling,” in ISCA
2000
Earlier work this paper cites.
A. Snavely and D. M. Tullsen, “Symbiotic Jobscheduling for a Simultaneous Mutlithreading Processor,” 2000
2000
Earlier work this paper cites.
C. A. Waldspurger, “Memory Resource Management in VMware ESX Server,” OSDI
2002
Earlier work this paper cites.
N. Megiddo and D. S. Modha, “ARC: A Self-Tuning, Low Overhead Replacement Cache,” in FAST
2003
Earlier work this paper cites.
P. Zhou, V. Pandey, J. Sundaresan, A. Raghuraman, Y. Zhou, and S. Kumar, “Dynamic Tracking of Page Miss Ratio Curve for Memory Management,” in ASPLOS
2004
Earlier work this paper cites.
Prentice Hall Upper Saddle River, 2004
M. Gorman, Understanding the Linux Virtual Memory Manager · 2004
Earlier work this paper cites.
J. L. Henning, “SPEC CPU2006 Benchmark Descriptions,” ACM SIGARCH Computer Architecture News
2006
Earlier work this paper cites.
X. Li, K. Shen, M. C. Huang, and L. Chu, “A Memory Soft Error Measurement on Production Systems,” in USENIX-ATC
2007
Earlier work this paper cites.
A. Greenberg, J. Hamilton, D. A. Maltz, and P. Patel, “The Cost of A Cloud: Research Problems in Data Center Networks,” ACM SIGCOMM computer communication review
2008
Earlier work this paper cites.
H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu, “Mini-Rank: Adaptive DRAM Architecture for Improving Memory Power Efficiency,” in MICRO
2008
Earlier work this paper cites.
S. Eyerman and L. Eeckhout, “System-Level Performance Metrics for Multiprogram Workloads,” IEEE Micro
2008
Earlier work this paper cites.
B. Schroeder, E. Pinheiro, and W.-D. Weber, “DRAM Errors in The Wild: A Large-Scale Field Study,” in SIGMETRICS
2009
Earlier work this paper cites.
K. Lim, J. Chang, T. Mudge, P. Ranganathan, S. K. Reinhardt, and T. F. Wenisch, “Disaggregated Memory for Expansion and Sharing in Blade Servers,” in ISCA
2009
Earlier work this paper cites.
M. Saxena and M. M. Swift, “FlashVM: Revisiting the Virtual Memory Hierarchy,” in HotOS
2009
Cited alongside, same era.
J. H. Ahn, J. Leverich, R. S. Schreiber, and N. P. Jouppi, “Multicore DIMM: An Energy Efficient Memory Module with Independently Controlled DRAMs,” CAL
2009
Cited alongside, same era.
X. Li, M. C. Huang, K. Shen, and L. Chu, “A Realistic Evaluation of Memory Hardware Errors and Software System Susceptibility,” in USENIX-ATC
2010
Cited alongside, same era.
W. Baek and T. M. Chilimbi, “Green: A Framework for Supporting Energy-Conscious Programming using Controlled Approximation,” in PLDI
2010
Cited alongside, same era.
D. H. Yoon and M. Erez, “Virtualized ECC: Flexible Reliability in Main Memory,” in ASPLOS
2010
Cited alongside, same era.
R. Nishtala, H. Fugal, S. Grimm, M. Kwiatkowski, H. Lee, H. C. Li, R. McElroy, M. Paleczny, D. Peek, P. Saab, et al
2013
Later among the works it cites.
X. Jian and R. Kumar, “Adaptive Reliability Chipkill Correct (ARCC),” in HPCA
2013
Later among the works it cites.
Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee, C. Wilkerson, K. Lai, and O. Mutlu, “Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors,” in ISCA
2014
Later among the works it cites.
Y. Luo, S. Govindan, B. Sharma, M. Santaniello, J. Meza, A. Kansal, J. Liu, B. Khessib, K. Vaid, and O. Mutlu, “Characterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory,” in DSN
2014
Later among the works it cites.
S. M. Khan, D. Lee, Y. Kim, A. R. Alameldeen, C. Wilkerson, and O. Mutlu, “The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study,” in SIGMETRICS
alphaXiv searches the wider corpus for related work and actual follow-ups.
alphaXiv is searching for related work…
Transaction Processing Performance Council (TPC), “TPC-C Benchmark Specification Revision 5.11,” 2010
2010
Cited alongside, same era.
E. B. Nightingale, J. R. Douceur, and V. Orgovan, “Cycles, Cells and Platters: An Empirical Analysis of Hardware Failures on A Million Consumer PCs,” in EuroSys
2011
Cited alongside, same era.
S. Liu et al
2011
Cited alongside, same era.
A. Sampson et al
2011
Cited alongside, same era.
A. A. Hwang, I. A. Stefanovici, and B. Schroeder, “Cosmic Rays Don’t Strike Twice: Understanding the Nature of DRAM Errors and The Implications for System Design,” in ASPLOS
2012
Cited alongside, same era.
V. Sridharan and D. Liberty, “A Study of DRAM Failures in The Field,” in SC
2012
Cited alongside, same era.
V. Anagnostopoulou, S. Biswas, H. Saadeldeen, A. Savage, R. Bianchini, T. Yang, D. Franklin, and F. T. Chong, “Barely Alive Memory Servers: Keeping Data Active in a Low-Power State,” JETC
2012
Cited alongside, same era.
2014
Later among the works it cites.
L. Subramanian, D. Lee, V. Seshadri, H. Rastogi, and O. Mutlu, “The Blacklisting Memory Scheduler: Achieving High Performance and Fairness at Low Cost,” in ICCD
2014
Later among the works it cites.
Transaction Processing Performance Council (TPC), “TPC-H Benchmark Specification Revision 2.17.1,” 2014
2014
Later among the works it cites.
U. Kang, H. Yu, C. Park, H. Zheng, J. Halbert, K. Bains, S. Jang, and J. S. Choi, “Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,” in The memory forum
2014
Later among the works it cites.
V. Sridharan, N. DeBardeleben, S. Blanchard, K. B. Ferreira, J. Stearley, J. Shalf, and S. Gurumurthi, “Memory Errors in Modern Systems: The Good, The Bad, and The Ugly,” in ASPLOS
2015
Later among the works it cites.
J. Meza, Q. Wu, S. Kumar, and O. Mutlu, “Revisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field,” in DSN
2015
Later among the works it cites.
Q. Xie, X. Lin, Y. Wang, S. Chen, M. J. Dousti, and M. Pedram, “Performance Comparisons between 7nm FinFET and Conventional Bulk CMOS Standard Cell Libraries,” IEEE Trans. on Circuits and Systems II
2015
Later among the works it cites.
http://techreport.com/review/28189/inside-arm-cortex-a72-microarchitecture
Wasson, Scott, “Inside ARM’s Cortex-A72 Microarchitecture,” 2015 · 2015
Later among the works it cites.
Y. Kim, W. Yang, and O. Mutlu, “Ramulator: A Fast and Extensible DRAM Simulator,” 2015
2015
Later among the works it cites.
J. Kim, M. Sullivan, and M. Erez, “Bamboo ECC: Strong, Safe, and Flexible Codes for Reliable Computer Memory,” in HPCA
2015
Later among the works it cites.
S.-L. Gong, M. Rhu, J. Kim, and J. Chung, “CLEAN-ECC: High Reliability ECC for Adaptive Granularity Memory System,” in MICRO
2015
Later among the works it cites.
K. K. Chang, A. Kashyap, H. Hassan, S. Ghose, K. Hsieh, D. Lee, T. Li, G. Pekhimenko, S. Khan, and O. Mutlu, “Understanding latency variation in modern dram chips: Experimental characterization, analysis, and optimization,” in SIGMETRICS
2016
Later among the works it cites.
D. Lee, S. Khan, L. Subramanian, S. Ghose, R. Ausavarungnirun, G. Pekhimenko, V. Seshadri, and O. Mutlu, “Design-induced latency variation in modern dram chips: Characterization, analysis, and latency reduction mechanisms,” SIGMETRICS
2017
Closest in time.
K. K. Chang, A. G. Yaălikçi, S. Ghose, A. Agrawal, N. Chatterjee, A. Kashyap, D. Lee, M. O’Connor, H. Hassan, and O. Mutlu, “Understanding reduced-voltage operation in modern dram devices: Experimental characterization, analysis, and mechanisms,” SIGMETRICS
2017
Closest in time.