Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript

Biham, E., Shamir, A.: Differential fault analysis of secret key cryptosystems. In: CRYPTO ’97. LNCS, vol. 1294 (1997)

1997

Earlier work this paper cites.

Boneh, D., DeMillo, R.A., Lipton, R.J.: On the Importance of Checking Cryptographic Protocols for Faults. In: EUROCRYPT’97. LNCS, vol. 1233 (1997)

1997

Earlier work this paper cites.

Micron: Designing for 1Gb DDR SDRAM

2003

Earlier work this paper cites.

Al-Ars, Z.: DRAM fault analysis and test generation. TU Delft (2005)

2005

Earlier work this paper cites.

Bernstein, D.J.: Cache-timing attacks on AES. Tech. rep., Department of Mathematics, Statistics, and Computer Science, University of Illinois at Chicago (2005)

2005

Earlier work this paper cites.

Percival, C.: Cache missing for fun and profit. In: Proceedings of BSDCan (2005)

2005

Earlier work this paper cites.

Osvik, D.A., Shamir, A., Tromer, E.: Cache Attacks and Countermeasures: The Case of AES. In: Topics in Cryptology – CT-RSA. LNCS, vol. 3860 (2006)

2006

Earlier work this paper cites.

Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely, S.C., Emer, J.: Adaptive insertion policies for high performance caching. ACM SIGARCH Computer Architecture News 35(2), 381 (2007)

2007

Earlier work this paper cites.

Gullasch, D., Bangerter, E., Krenn, S.: Cache Games – Bringing Access-Based Cache Attacks on AES to Practice. In: S&P’11 (2011)

2011

Earlier work this paper cites.

Huang, R.F., Yang, H.Y., Chao, M.C.T., Lin, S.C.: Alternate hammering test for application-specific DRAMs and an industrial case study. In: DAC’12 (2012)

2012

Earlier work this paper cites.

Hund, R., Willems, C., Holz, T.: Practical Timing Side Channel Attacks against Kernel Space ASLR. In: S&P’13 (2013)

2013

Earlier work this paper cites.

Bains, K., Halbert, J.: Row hammer monitoring based on stored row hammer threshold value (Jun 5 2014), US Patent App. 13/690,523

2014

Earlier work this paper cites.

Bains, K., Halbert, J., Mozak, C., Schoenborn, T., Greenfield, Z.: Row hammer refresh command (Jan 2 2014), US Patent App. 13/539,415

2014

Earlier work this paper cites.

Kim, Y., Daly, R., Kim, J., Fallin, C., Lee, J.H., Lee, D., Wilkerson, C., Lai, K., Mutlu, O.: Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors. In: ISCA’14 (2014)

2014

Earlier work this paper cites.

Park, K., Baeg, S., Wen, S., Wong, R.: Active-Precharge Hammering on a Row Induced Failure in DDR3 SDRAMs under 3x nm Technology. In: IIRW’14 (2014)

2014

Cited alongside, same era.

Yarom, Y., Falkner, K.: FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack. In: USENIX Security’14 (2014)

2014

Cited alongside, same era.

Aichinger, B.: DDR memory errors caused by Row Hammer. In: HPEC’15 (2015)

2015

Cited alongside, same era.

Aichinger, B.: Row Hammer Failures in DDR Memory. In: memcon’15 (2015)

2015

Cited alongside, same era.

Barresi, A., Razavi, K., Payer, M., Gross, T.R.: CAIN: silently breaking ASLR in the cloud. In: WOOT’15 (2015)

2015

Cited alongside, same era.

Maurice, C., Neumann, C., Heen, O., Francillon, A.: C5: Cross-Cores Cache Covert Channel. In: DIMVA’15 (2015)

2015

Closest in time.

Oren, Y., Kemerlis, V.P., Sethumadhavan, S., Keromytis, A.D.: The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications. In: CCS’15 (2015)

2015

Closest in time.

Pessl, P., Gruss, D., Maurice, C., Mangard, S.: Reverse engineering intel DRAM addressing and exploitation. CoRR abs/1511.08756 (2015)

Original

2015

Closest in time.

Rahmati, A., Hicks, M., Holcomb, D.E., Fu, K.: Probable cause: the deanonymizing effects of approximate DRAM. In: ISCA’15 (2015)

2015

Closest in time.

Seaborn, M.: How physical addresses map to rows and banks in DRAM

2015

Closest in time.